Self-aligned trench MOS junction field-effect transistor for...

Details Self-aligned trench MOS junction field-effect transistor for... Self-aligned trench MOS junction field-effect transistor for...

2005-04-12

2005-04-12

Thai, Luan (Department: 2829)

Active solid-state devices (e.g., transistors, solid-state diode

Field effect device

Having insulated electrode

C257S327000, C257S328000, C257S329000, C438S270000, C438S268000, C438S269000, C438S589000

Reexamination Certificate

active

06878993

ABSTRACT:
A trench JFET includes sidewall oxide spacers at the top of the gate trench and oxide spacers at the bottom of the trench. The source terminal is located at the top surface of the chip and the drain is located at the bottom surface of the chip. The gate may include doped polysilicon, a Schottky metal, or a combination thereof. The sidewall spacers and the top of the trench increase the packing density of the device, and the spacers at the bottom of the trench reduce the gate-to-drain capacitance and prevent dopant from the gate from spreading downward towards the drain. This allows the epitaxial layer to be very thin. The JFET can be operated at high frequency and requires a very low gate drive. It is well suited, therefore, for use in a switch-mode DC—DC converter.

REFERENCES:
patent: 6784486 (2004-08-01), Baliga
patent: 60-226185 (1985-11-01), None

Affiliated with

Also associated with

Rating

Self-aligned trench MOS junction field-effect transistor for... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Self-aligned trench MOS junction field-effect transistor for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self-aligned trench MOS junction field-effect transistor for... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3415139