Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Grooved and refilled with deposited dielectric material
Patent
1996-12-02
1998-02-24
Bowers, Jr., Charles L.
Semiconductor device manufacturing: process
Formation of electrically isolated lateral semiconductive...
Grooved and refilled with deposited dielectric material
438633, 438699, 216 88, 216 38, H01L 2182, H01L 2176
Patent
active
057211728
ABSTRACT:
A method for forming, without dishing, a planarized aperture fill layer within an aperture within a substrate. There is first provided a substrate having an aperture formed therein. There is then formed upon the substrate and within the aperture a conformal aperture fill layer, where the conformal aperture fill layer is thicker than the depth of the aperture. There is then formed upon the conformal aperture fill layer a conformal polish stop layer having a lower planar region of the conformal polish stop layer where the conformal aperture fill layer is formed within the aperture. The conformal polish stop layer and the conformal aperture fill layer are then planarized through a first chemical mechanical polish (CMP) planarizing method until there is reached the lower planar region of the conformal polish stop layer, while simultaneously forming a patterned polish stop layer and a partially chemical mechanical polish (CMP) planarized aperture fill layer. The patterned polish stop layer is then employed as a etch mask to form an etched partially chemical mechanical polish (CMP) planarized aperture fill layer with a protrusion over the aperture, where the height of the protrusion compensates for a dish which would otherwise form when the etched partially chemical mechanical polish (CMP) planarized aperture fill layer is planarized through a second chemical mechanical polish (CMP) method to form a planarized aperture fill layer within the aperture.
REFERENCES:
patent: 4954459 (1990-09-01), Avanzino et al.
patent: 4962064 (1990-10-01), Haskell et al.
patent: 5015602 (1991-05-01), Van Der Plas et al.
patent: 5173439 (1992-12-01), Dash et al.
patent: 5275965 (1994-01-01), Manning
patent: 5290396 (1994-03-01), Schoenborn et al.
patent: 5298110 (1994-03-01), Schoenborn et al.
patent: 5350486 (1994-09-01), Huang
patent: 5362669 (1994-11-01), Boyd et al.
patent: 5387539 (1995-02-01), Yang et al.
patent: 5441094 (1995-08-01), Pasch
patent: 5491113 (1996-02-01), Murota
patent: 5498565 (1996-03-01), Gocho et al.
patent: 5663107 (1997-09-01), Peschke et al.
patent: 5665202 (1997-09-01), Subramanian et al.
Chen Ying-Ho
Jang Syun-Ming
Yu Chen-Hua
Ackerman Stephen B.
Bowers Jr. Charles L.
Saile George O.
Szecsy Alek P.
Taiwan Semiconductor Manufacturing Company , Ltd.
LandOfFree
Self-aligned polish stop layer hard masking method for forming p does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Self-aligned polish stop layer hard masking method for forming p, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self-aligned polish stop layer hard masking method for forming p will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1874985