Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Charge transfer device
Reexamination Certificate
2002-12-23
2004-12-21
Lee, Hsien-Ming (Department: 2823)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Charge transfer device
C257S270000, C257S302000, C257S328000, C438S156000, C438S268000, C438S283000
Reexamination Certificate
active
06833569
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to a double-gate field effect transistor (DGFET) device, and more particularly to a method of forming a planar double-gate field effect transistor having self-aligned front and back gates.
BACKGROUND OF THE INVENTION
In order to fabricate integrated circuits (ICs), such as memory, logic, and other devices, of higher integration density than currently feasible, one has to find a way to further downscale the dimensions of devices such as field effect transistors (FETs), which are present in an IC.
As FET dimensions are scaled down, FETs suffer from several problems. In particular, interactions between the source and drain of the FET degrade the ability of the gate to control whether the device is on or off. As the device size is reduced, the distance between source and drain regions of the FET is decreased leading to increasing interaction with the channel, thus reducing gate control. This phenomenon is called the “short-channel effect”. Short-channel effects are well known to those skilled in the art as the decrease in threshold voltage, Vt, in short-channel devices, i.e., sub-0.1 micron, due to two dimensional electrostatic charge sharing between the gate and the source/drain regions.
An evolution beyond current CMOS devices is achieved through the application of a double-gate structure, wherein a channel is positioned between a front and a back gate. Positioning a channel between two gate structures allows for control of the gate from either side of the channel, hence reducing short-channel effects. In addition to improved short-channel effects, further advantages of the double-gate structure include, but are not limited to: higher transconductance and lower parasitic capacitance. With the use of a double-gate structure previous CMOS (complementary metal oxide semiconductor) devices can be scaled to half the channel length of conventional single gate structures. Double-gate structures are excellent candidates for future generation of high-performance CMOS devices.
Currently, both vertical and horizontal double-gate structures are being actively developed. The horizontal, i.e., planar, gate structure has several advantages over the vertical gate structures due to the similarity of the current state of the art CMOS devices. One major and formidable challenge of fabricating a planar double-gate device is aligning the back gate to the front gate.
In one prior art method, planar double-gate structures are formed by regrowing the channel after front to back alignment and definition. Another prior art method presently utilized to produce an aligned double-gate structure is to etch the back gate by using the front gate as an etch mask. Following the etching step, source/drain regions are regrown via selective epitaxial Si growth.
These prior methods for producing double-gate devices have numerous drawbacks due to severe difficulty with parameter control of the complex fabrication technology currently utilized in the production of double-gate FET devices. In view of the drawbacks mentioned with prior art methods of fabricating self-aligned planar DGFET devices, there is still a need for providing a new and improved method for fabricating the same. The method developed needs to avoid the fabrication complexity of prior art processes.
SUMMARY OF THE INVENTION
The present invention provides a method for fabricating a planar DGFET having a back gate that is aligned to a front gate. The method of the present invention achieves this alignment without experiencing any of the problems associated with prior art front to back gate alignment. The method of the present invention also provides a means for lowering the capacitance between the source/drain regions and the back gate.
In broad terms, the method of the present invention comprises the steps of:
providing a stacked double-gate structure comprising at least a back gate, a back gate dielectric located atop the back gate, a channel layer located atop the back gate dielectric, a front gate dielectric atop the channel layer, and a front gate located atop the front gate dielectric;
patterning the front gate of the stacked double-gate structure;
forming sidewall spacers on exposed sidewalls of the patterned front gate; and
forming a carrier-depleted zone in portions of the back gate, wherein said carrier-depleted zone aligns the back gate to the front gate.
In addition to aligning the back gate to the front gate, the carrier-depleted zone improves device performance by lowering the capacitance between the source/drain regions and the back gate.
In one embodiment of the present invention, the carrier-depleted zone is an amorphous region that is located at the back gate/back gate dielectric interface. In this embodiment, implantation of ions that are capable of forming such an amorphous region is employed. The amorphous region defines the back gate in a self-aligned manner that is easily incorporated into a conventional process flow.
In another embodiment of the present invention, the carrier-depleted zone is a layer of bubbles that is located at the back gate/back gate dielectric interface. The layer of bubbles is created by ion implantation and annealing. The layer of bubbles defines the back gate in a self-aligned manner that is also easily incorporated into a conventional process flow.
Another aspect of the present invention relates to a self-aligned planar DGFET device. Specifically, the inventive DGFET device comprises:
a back gate dielectric located atop a back gate;
a channel layer located atop the back gate dielectric;
a front gate dielectric located atop the channel layer; and
a patterned front gate located atop a portion of the channel region, wherein the back gate contains a carrier-depleted zone which aligns the back gate to the front gate.
The self-aligned planar DGFET of the present invention may also include a back-gate contact which is in contact with a surface portion of the back gate.
REFERENCES:
patent: 6004837 (1999-12-01), Gambino et al.
patent: 6074920 (2000-06-01), Houston
patent: 6365465 (2002-04-01), Chan et al.
patent: 6372559 (2002-04-01), Crowder et al.
patent: 6396108 (2002-05-01), Krivpkapic et al.
patent: 6403981 (2002-06-01), Yu
patent: 6433609 (2002-08-01), Voldman
patent: 6541345 (2003-04-01), Komatsu
patent: 6593192 (2003-07-01), Zahurak et al.
patent: 6610576 (2003-08-01), Nowak
patent: 6611023 (2003-08-01), En et al.
patent: 2002/0105039 (2002-08-01), Hanafi et al.
patent: 2003/0193070 (2003-10-01), Chan et al.
patent: 2003/0209761 (2003-11-01), Yagishita et al.
P.M. Solomon, et al. (Jan. 2003) “A Planar Self-Aligned Double Gate MOSFET Technology to Achieve the Best on/off Switching Ratios as Gate Lengths Shrink”, IEEE Circuits and Devices Magazine, p. 48-62.
Hon-Sum Philip, et al. (1997) “Self-Aligned (Top and Bottom) Double-Gate MOSFET with a 25 nm Thick Silicon Channel”, IEEE, vol. 16, No. 6, pp. 1-4.
Dokumaci Omer H.
Doris Bruce B.
Hegde Suryanarayan G.
Ieong Meikei
Jones Erin C.
Lee Hsien-Ming
Scully Scott Murphy & Presser
LandOfFree
Self-aligned planar double-gate process by amorphization does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Self-aligned planar double-gate process by amorphization, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self-aligned planar double-gate process by amorphization will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3338076