Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2011-05-17
2011-05-17
Pham, Thanh V (Department: 2894)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S315000, C257S316000, C257SE21422
Reexamination Certificate
active
07943980
ABSTRACT:
A method for fabricating a memory device with a self-aligned trap layer which is optimized for scaling is disclosed. In the present invention, a non-conformal oxide is deposited over the charge trapping layer to form a thick oxide on top of the core source/drain region and a pinch off and a void at the top of the STI trench. An etch is performed on the pinch-off oxide and the thin oxide on the trapping layer on the STI oxide. The trapping layer is then partially etched between the core cells. A dip-off of the oxide on the trapping layer is performed. And a top oxide is formed. The top oxide converts the remaining trap layer to oxide and thus isolate the trap layer.
REFERENCES:
patent: 6159801 (2000-12-01), Hsieh et al.
patent: 6555427 (2003-04-01), Shimizu et al.
patent: 7067377 (2006-06-01), Park et al.
patent: 2007/0001211 (2007-01-01), Lee
patent: 2007/0247887 (2007-10-01), Park
Chang Kuo-Tung
Fang Shenqing
Holbrook Allison
Suh YouSeok
Thurgate Tim
Payen Marvin
Pham Thanh V
Spansion LLC
LandOfFree
Self-aligned patterning method by using non-conformal film... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Self-aligned patterning method by using non-conformal film..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self-aligned patterning method by using non-conformal film... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2676344