Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
1999-09-22
2003-02-25
Eckert, II, George C. (Department: 2815)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S315000, C257S321000, C438S260000
Reexamination Certificate
active
06525371
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention generally relates to a self-aligned non-volatile memory and method of manufacture and more particularly relates to a triple-self-aligned split gate non-volatile random access memory (NVRAM) cell.
2. Description of the Related Art
Non-volatile semiconductor memory cell using a floating gate to store charges thereon and memory arrays of such non-volatile memory cells formed in a semiconductor substrate are well known in the art. Typically, such floating gate memory cells have been of the split gate type, or stacked gate type, or a combination thereof.
One of the problems facing the manufacturability of semiconductor floating gate memory cell arrays has been the alignment of the various components such as source, drain, control gate, and floating gate. As the scale of integration of semiconductor processing increases, reducing the largest lithographic feature, the need for precise alignment becomes more critical. Alignment of various parts also determines the yield of the manufacturing of the semiconductor products.
Self-alignment is well known in the art. Self-alignment refers to the act of processing one or more steps involving one or more materials such that the features are automatically aligned with respect to one another in that step processing.
SUMMARY OF THE INVENTION
In view of the foregoing and other problems of the conventional methods and processes, an object of this invention is to achieve the manufacturing of a semiconductor memory array of a floating gate memory cell array.
It is also an object of the present invention to provide a non-volatile RAM cell including a plurality of polysilicon floating gates, each having a sharp tip, a first side, a top side and a second side. The sharp tip of the floating gate may be formed at a junction of the top side and the second side. An insulator spacer may be provided on a portion of the top side and on the first side of each of the floating gates. A self-aligned contact (i.e., such as a polysilicon source line contact plug) may be provided between adjacent floating gates. A dielectric material may be provided on another portion of the top side, on the sharp tip and on the second side of each of the floating gates. A polysilicon wordline spacer may also be provided on one side of the insulator spacer and over the dielectric material.
In the present invention, self-aligned methods are disclosed to form a semiconductor memory array of floating gate memory cells of the split gate type as well as such memory arrays formed thereby. In the self aligned method of the present invention, the memory cell may have a first terminal, a second terminal with a channel between the first terminal and the second terminal, a floating gate, and a control gate. A plurality of spaced isolation regions may be formed in the substrate. The isolation regions may be substantially parallel to one another in a first direction with an active region between each pair of adjacent isolation regions. Each active region may have a first layer of insulating material on the semiconductor substrate, and a first layer of polysilicon material on the first layer of the insulating material. A plurality of spaced apart masking regions of a masking material are formed substantially parallel to one another on the semiconductor substrate in a second direction crossing a plurality of alternating active regions and isolation regions. The second direction may be substantially perpendicular to the first direction. A plurality of spaced apart first spacers of an insulating material may be formed substantially parallel to one another in the second direction. Each of the first spacers may be adjacent to and contiguous with one of the masking regions with a first region between each pair of adjacent first spacers. Each first spacer may cross a plurality of alternating active regions and isolation regions. The material may be etched between each pair of adjacent first spacers in the first region. A first terminal may be formed in the substrate in the active region between pairs of adjacent first spacers in the first region. A conductor may be formed in the second direction between each pair of spaced apart first spacers, electrically connected to the first terminal in the substrate.
The masking material may be removed resulting in a plurality of spaced apart structures substantially parallel to one another in the second direction. An insulating film may be formed about each of these structures. A plurality of spaced apart second spacers of polysilicon material substantially parallel to one another may be formed in the second direction. Each second spacer may be adjacent to and contiguous with one of the structures. A second region may be between each pair of adjacent second spacers with each second spacer crossing a plurality of alternating active regions and isolation regions. Each of the second spacers may electrically connect the control gates for the memory cells in the second direction. Between each pair of adjacent second spacers in the second region, the material may be etched. A second terminal may be formed in the substrate in each of the active regions between pairs of adjacent second spacers in the second region. Finally, a conductor may be formed in a first direction substantially parallel to an active region and electrically connected to the second terminals in the first direction.
Other objects, advantages and salient features of the invention will become apparent from the following detailed description taken in conjunction with the annexed drawings, which disclose preferred embodiments of the invention.
REFERENCES:
patent: 4757360 (1988-07-01), Faraone
patent: 4794565 (1988-12-01), Wu et al.
patent: 4882707 (1989-11-01), Mizutani
patent: 4931847 (1990-06-01), Corda
patent: 4947221 (1990-08-01), Stewart et al.
patent: 5021848 (1991-06-01), Chiu
patent: 5041886 (1991-08-01), Lee
patent: 5101250 (1992-03-01), Arima et al.
patent: 5268319 (1993-12-01), Harari
patent: 5422504 (1995-06-01), Chang et al.
patent: 5429965 (1995-07-01), Shimoji
patent: 5492846 (1996-02-01), Hara
patent: 5494838 (1996-02-01), Chang et al.
patent: 5544103 (1996-08-01), Lambertson
patent: 5652161 (1997-07-01), Ahn
patent: 5780341 (1998-07-01), Ogura
patent: 5780892 (1998-07-01), Chen
patent: 5789293 (1998-08-01), Cho et al.
patent: 5808328 (1998-09-01), Nishizawa
patent: 5811853 (1998-09-01), Wang
patent: 5814853 (1998-09-01), Chen
patent: 5858840 (1999-01-01), Hsieh et al.
patent: 5915178 (1999-06-01), Chiang et al.
patent: 5939749 (1999-08-01), Taketa et al.
patent: 5950087 (1999-09-01), Hsieh et al.
patent: 5970371 (1999-10-01), Hsieh et al.
patent: 5972753 (1999-10-01), Lin et al.
patent: 6001690 (1999-12-01), Chien et al.
patent: 6017795 (2000-01-01), Hsieh et al.
patent: 6074914 (2000-06-01), Ogura
patent: 6090668 (2000-07-01), Lin et al.
patent: 6103573 (2000-08-01), Harari et al.
patent: 6133097 (2000-10-01), Hsieh et al.
patent: 6133098 (2000-10-01), Ogura et al.
patent: 6165845 (2000-12-01), Hsieh et al.
patent: 6174771 (2001-01-01), Leu
patent: 6200860 (2001-03-01), Chiang et al.
patent: 6228695 (2001-05-01), Hsieh et al.
patent: 6229176 (2001-05-01), Hsieh et al.
patent: 0 389 721 (1990-10-01), None
patent: 4-08-204034 (1996-08-01), None
patent: 4-09-307007 (1997-11-01), None
Johnson Jeffrey B.
Lam Chung H.
Lee Dana
Martin Dale W.
Rankin Jed H.
Chadurjian, Esq. Mark F.
Eckert II George C.
McGinn & Gibb PLLC
LandOfFree
Self-aligned non-volatile random access memory cell and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Self-aligned non-volatile random access memory cell and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self-aligned non-volatile random access memory cell and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3153862