Self-aligned metallurgy

Details Self-aligned metallurgy Self-aligned metallurgy

1998-05-26

1999-11-02

Quach, T. N.

Semiconductor device manufacturing: process

Coating with electrically or thermally conductive material

To form ohmic contact to semiconductive material

438622, 438637, 438947, H01L 2128, H01L 2131

Patent

active

059769637

ABSTRACT:
A method is provided for filling undesired sublithographic contact hole defects in a semiconductor structure caused by misalignment and undesirable overlap of metal line images over contact openings during photolithographic patterning. Unwanted contact between conductive metallization levels through these defects is thereby diminished. The method also provides self-alignment of the lines and contact holes for subsequent formation of stud via connections through which contact is desired to underlying metallization levels. Deposition of a conformal sacrificial material film fills the small, undesired sublithographic contact hole image formed and covers both mask surfaces through which the misaligned line image and contact opening were etched. Isotropic etching removes the conformal layer from all planar surfaces except those of the undesired sublithographic contact hole image. Translation into the underlying insulating layer results in the formation of only contact holes through which contact with underlying substrate metallization is desired. The method of the present invention may alternativety be practiced after the undesired sublithographic contact hole image is etched into the insulating layer to the underlying substrate metallization. Translation of sublithographic defects in a single mask layer overlying an insulating layer disposed over a substrate having metallization therein can also be avoided.

REFERENCES:
patent: 4789648 (1988-12-01), Chow et al.
patent: 4837123 (1989-06-01), Kato et al.
patent: 4921723 (1990-05-01), Nichols et al.
patent: 5100838 (1992-03-01), Dennison
patent: 5106780 (1992-04-01), Higuchi
patent: 5118382 (1992-06-01), Cronin et al.
patent: 5144411 (1992-09-01), Kaanta et al.
patent: 5536679 (1996-07-01), Park
patent: 5616960 (1997-04-01), Noda et al.
patent: 5710460 (1998-01-01), Leidy et al.
Wolf, S., Silicon Processing for the VLSI Era, vol. 2, Lattice Press, 1990, pp. 194-199.
"Module Protection, C4 Life Extension and Chip Reworkability Using Parylene", Babich et al., IBM Technical Disclosure Bulletin, vol. 34, No. 2, p. 143 (Jul. 1991).
"Line and Via Interconnect Structure Using a Single Mask", Cronin et al., IBM Technical Disclosure Bulletin, vol. 32, No. 12, p. 146 (May 1990).
"Thin Film Capacitors", Maissel et al., Handbook of Thin Film Technology, pp. 19-26-19-27 (1970).

Affiliated with

Also associated with

Rating

Self-aligned metallurgy does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Self-aligned metallurgy, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self-aligned metallurgy will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2134764