Self-aligned contact process in semiconductor fabrication

Details Self-aligned contact process in semiconductor fabrication Self-aligned contact process in semiconductor fabrication

1995-11-14

1998-03-24

Wilczewski, Mary

Semiconductor device manufacturing: process

Coating with electrically or thermally conductive material

Insulated gate formation

438593, 438595, 438637, 438211, H01L 2182

Patent

active

057312427

ABSTRACT:
The encapsulation of gate stacks of a semiconductor device in an oxide insulative layer and in a silicon nitride etch-stop layer allows the formation of a contact filling for connection to underlying diffusion regions without risk of accidental diffusion contact to gate shorts created by the contact filling. As a result, the gate stacks may be patterned closer together, thus reducing the cell size and increasing the cell density. Furthermore, use of the etch-stop layer makes contact lithography easier since the size of the contact opening can be increased and contact alignment tolerance made less stringent without concern of increasing the cell size or of creating diffusion contact to gate shorts.

REFERENCES:
patent: 4876213 (1989-10-01), Pfiester
patent: 4982250 (1991-01-01), Manos, II et al.
patent: 5149665 (1992-09-01), Lee
patent: 5208174 (1993-05-01), Mori
patent: 5210047 (1993-05-01), Woo et al.
patent: 5215933 (1993-06-01), Araki
patent: 5238873 (1993-08-01), Higashizono et al.
patent: 5340760 (1994-08-01), Komori et al.
patent: 5376571 (1994-12-01), Bryant et al.
patent: 5384287 (1995-01-01), Fukase
Fukase, T., et al., "A Margin-Free Contact Process Using An Al.sub.2 O.sub.3 Etch-Stop Layer for High Density Devices," IEDM, pp. 837-840 (1992).
Kakumu, M., et al., "PASPAC (Planarized A1/Silicide/Poly Si with Self Aligned Contact) with Low Contact Resistance and High Reliability in CMOS LSIs," 1987 Symposium on VLSI Technology: Digest of Technical Papers, Karuizawa, pp. 77-78 (May 18-21, 1987).
Kenny, D., et al., "A Buried-Plate Trench Cell for a 64-Mb DRAM," 1992 Symposium on VLSI Technology: Digest of Technical Papers, pp. 14-15 (1992).
Kusters, K.H., et al., "A High Density 4Mbit dRAM Process Using a Fully Overlapping Bitline Contact (FoBIC) Trench Cell," 1987 Symposium on VLSI Technology: Digest of Technical Papers, Karuizawa, pp. 93-94 (May 18-21, 1987).
Kusters, K.H., et al., "A Stacked Capacitor Cell with a Fully Self-Aligned Contact Process for High-Density Dynamic Random Access Memories," Journal of the Electrochemical Society, vol. 139, No. 8, pp. 2318-2321 (Aug. 1992).
Subbanna, S., et al., "A Novel Borderless Contact/Interconnect Technology Using Aluminum Oxide Etch Stop or High Performance SRAM and Logic," IEDM Technical Digest, International Electron Devices Meeting, Washington, D.C., pp. 441-444 (Dec. 5-8, 1993).
Ueno, K., et al., "A Quarter-Micron Planarized Interconnection Technology with Self-Aligned Plug," IEDM, pp. 305-308 (1992).
Becker, D.S., et al., "A Method of Obtaining High Oxide to Nitride Selectivity in an MERIE Reactor", Extended Abstracts, vol. 93-1, The Electrochemical Society, Inc., Spring Meeting, Honolulu, Hawaii, pp. 367-368 (May 16-21, 1993).
Armacost, M., et al., "Selective Oxide:Nitride Dry Etching in a High Density Plasma Reactor,"Extended Abstracts, vol. 93-1, The Electrochemical Society, Inc., Spring Meeting, Honolulu, Hawaii, pp. 369-370 (May 16-21, 1993).
"Self-Isolated Tapered Submicron Contact Hole with Variable Double Isolator Thickness," IBM Technical Disclosure Bulletin, vol. 32, No. 8B, pp. 456-458 (Jan. 1990).
"Gate Level Stack to Minimize Contact-Spacing Groundrule," IBM Technical Disclosure Bulletin, vol. 33, No. 6A, pp. 469-471 (Nov. 1990).
"Fabricating One Semiconductor Contact Stud Borderless to Another," IBM Technical Disclosure Bulletin, vol. 34, No. 4B, pp. 277-279 (Sep. 1991).
"Sputtered Metal Local Interconnect Process," IBM Technical Disclosure Bulletin, vol. 36, No. 1, pp. 61-62 (Jan. 1993).
"Borderless Diffusion Contact Studs," IBM Technical Disclosure Bulletin, vol. 36, No. 3, pp. 165-166 (Mar. 1993).

Affiliated with

Also associated with

Rating

Self-aligned contact process in semiconductor fabrication does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Self-aligned contact process in semiconductor fabrication, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self-aligned contact process in semiconductor fabrication will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2288663