Electrical computers and digital processing systems: processing – Processing control – Arithmetic operation instruction processing
Reexamination Certificate
2000-03-31
2004-04-20
Kim, Kenneth S. (Department: 2181)
Electrical computers and digital processing systems: processing
Processing control
Arithmetic operation instruction processing
C708S518000, C708S524000, C712S035000
Reexamination Certificate
active
06725360
ABSTRACT:
TECHNICAL FIELD
This invention relates to digital signal processors, and more particularly to digital signal processors for processing reduced data sizes.
BACKGROUND
Digital signal processing is concerned with the representation of signals in digital form and the transformation or processing of such signal representation using numerical computation. Digital signal processing is a core technology for many of today's high technology products in fields such as wireless communications, networking, and multimedia. One reason for the prevalence of digital signal processing technology has been the development of low cost, powerful digital signal processors (DSPs) that provide is engineers the reliable computing capability to implement these products cheaply and efficiently. Since the development of the first DSPs in the early 1980's, DSP architecture and design have evolved to the point where even sophisticated real-time processing of video-rate sequences can be performed.
Typically, DSPs are constructed of a fixed size. The size of a DSP is selected based on the maximum size of the data to be processed. For example, a DSP that will be used to process 16 bit data needs multipliers and accumulators of a specific size to ensure that the data is processed correctly.
While these DSPs can process data having less than 16 bits, doing so causes a portion of the DSP hardware to remain unused. This decreases the efficiency of the DSP.
REFERENCES:
patent: 4748585 (1988-05-01), Chiarulli et al.
patent: 5432728 (1995-07-01), Curtet
patent: 5517436 (1996-05-01), Andreas et al.
patent: 5666169 (1997-09-01), Ohki et al.
patent: 5933797 (1999-08-01), Håakansson et al.
patent: 6092094 (2000-07-01), Ireton
patent: 6370630 (2002-04-01), Mizuyabu et al.
patent: 6418527 (2002-07-01), Rozenshein et al.
patent: 0 654 733 (1995-05-01), None
patent: WO 98/32071 (1998-07-01), None
patent: WO 99/31601 (1999-06-01), None
Bermak, et al., “High-density 16/8/4-bit configurable multiplier”,IEE Proc.-Circuits Devices Syst.,144(5):272-276, (1997).
Kim, et al., “4-way Superscalar DSP Processor for Audio Codec Applications”, Proceedings of the 1998 IEEE International Conference on Acoustics, Speech and Signal Processing, ICASSP, '98, Seattle, Wa, USA, May 12-15, 1998, IEEE International Conference on Acoustics, Speech and Signal Processing, New York, NY, vol. 5, Conf. 23, May 12, 1998, pp. 3117-3120.
Singh, et al., “GaAs Low-Power Integrated Circuits for a High-Speed Digital Signal Processor”,IEEE Transactions on Electron Devices, 36(2):240-249, (1989),.
Singh, et al., “GaAs Low-Power Integrated Circuits for a High-Speed Digital Signal Processor”,IEEE Transactions on Electron Devices, vol. 36, No. 2, pp. 240-249, Feb., 1989.
Aldrich Bradley C.
Fridman Jose
Liang Gang
Meyer Paul
Intel Corporation
Kim Kenneth S.
LandOfFree
Selectively processing different size data in multiplier and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Selectively processing different size data in multiplier and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Selectively processing different size data in multiplier and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3241539