Selectively multiplexing memory coupling global bus data...

Details Selectively multiplexing memory coupling global bus data... Selectively multiplexing memory coupling global bus data...

2002-03-29

2004-05-04

Kim, Kenneth S. (Department: 2183)

Electrical computers and digital data processing systems: input/

Input/output data processing

Peripheral adapting

C710S307000, C712S033000

Reexamination Certificate

active

06732203

ABSTRACT:

FIELD OF THE INVENTION
The invention relates generally to the field of conserving power in integrated circuit devices. More particularly, the invention relates to power reduction design and circuitry in a digital signal processing integrated circuit.
BACKGROUND OF THE INVENTION
Power consumption in an integrated circuit can be caused by many factors, including the power required to switch parasitic capacitance in the wiring of an integrated circuit. The equation for computing average power dissipated in a capacitor each time that it is switched is
P
=
1
2
⁢
CV
2
⁢
F
.
There are a number of well known ways to reduce power consumption in an integrated circuit. One well known way is to reduce the power supply voltage that is provided to the integrated circuit. Another well known way is to reduce the frequency F at which circuitry and any capacitance is switched. Usually this is done by shutting off clocks to certain clocked circuitry in unnecessary functional blocks.
As integrated circuits have become functionally more complex, it has become ever more important to reduce power consumption. This is particularly important in integrated circuits with many transistors, wide data buses and large memory arrays. Access to a memory array that stores operands may be very frequent, particularly in digital signal processing applications so it is important to reduce power consumption in these instances.
Power reduction is important in order to reduce the heating of the integrated circuit to avoid damage and lower packaging costs for the integrated circuit.


REFERENCES:
patent: 5293381 (1994-03-01), Choy
patent: 5590287 (1996-12-01), Zeller et al.
patent: 5630106 (1997-05-01), Ishibashi
patent: 5764950 (1998-06-01), Ishizaki
patent: 5901294 (1999-05-01), Tran et al.
patent: 6557084 (2003-04-01), Freerksen et al.

Affiliated with

Also associated with

Rating

Selectively multiplexing memory coupling global bus data... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Selectively multiplexing memory coupling global bus data..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Selectively multiplexing memory coupling global bus data... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3189156