Selectively accessing test access ports in a multiple test acces

Details Selectively accessing test access ports in a multiple test acces Selectively accessing test access ports in a multiple test acces

1997-08-26

2000-06-06

Palys, Joseph E.

Error detection/correction and fault detection/recovery

Data processing system error or fault handling

Reliability and availability

714727, 714729, G06F 1100

Patent

active

060732547

ABSTRACT:
A TAP linking module (21, 51) permits plural TAPs (TAPs 1-4) to be controlled and accessed from a test bus (13) via a single TAP interface (20).

REFERENCES:
patent: 4701921 (1987-10-01), Powell et al.
patent: 4872169 (1989-10-01), Whetsel, Jr.
patent: 5054024 (1991-10-01), Whetsel
patent: 5056093 (1991-10-01), Whetsel
patent: 5084874 (1992-01-01), Whetsel, Jr.
patent: 5103450 (1992-04-01), Whetsel
patent: 5254942 (1993-10-01), D'Souza et al.
patent: 5329471 (1994-07-01), Swoboda et al.
patent: 5353308 (1994-10-01), Whetsel, Jr.
patent: 5396170 (1995-03-01), D'Souza et al.
patent: 5448166 (1995-09-01), Parker et al.
patent: 5448525 (1995-09-01), Sturges
patent: 5448576 (1995-09-01), Russell
patent: 5535222 (1996-07-01), Le
patent: 5535331 (1996-07-01), Swoboda et al.
patent: 5568493 (1996-10-01), Morris
patent: 5576980 (1996-11-01), Whetsel
patent: 5577052 (1996-11-01), Morris
patent: 5581541 (1996-12-01), Whetsel
patent: 5600788 (1997-02-01), Lofgren et al.
patent: 5608736 (1997-03-01), Bradford et al.
patent: 5623500 (1997-04-01), Whetsel, Jr.
patent: 5627842 (1997-05-01), Brown et al.
patent: 5687179 (1997-11-01), Whetsel, Jr. et al.
patent: 5708773 (1998-01-01), Jeppesen, III et al.
patent: 5841670 (1998-11-01), Swoboda
patent: 5884023 (1999-03-01), Swoboda et al.
Breuer M. A. et al., A Test and Maintenance Controller for a Module Containing Testable Chip, 1988 International Test Conference, Sep. 12, 1988, pp. 502-513, 1988 IEEEs.
Maunder, C., A Universal Framework for Managed Built-In Test, International Test Conference 1993, Jan. 1, 1993, pp. 21-29, 1993 IEEE.
"IEEE Standard Test Access Port and Boundary-Scan Architecture," IEEE Computer Society, Oct. 21, 1993.
"SCANPSC110F SCAN.TM. Bridge Hierarchical and Multidrop Addressable JTAG Port (IEEE 1149.1 System Test Support)," National Semiconductor, Sep. 1993, pp. 1-32.
"SN54ACT8999, SN74ACT8999 Scan Path Selectors with 8-Bit Bidirectional Data Buses," Texas Instruments Product Review, Jun. 1990, pp. 11-166 to 11-194.

Affiliated with

Also associated with

Rating

Selectively accessing test access ports in a multiple test acces does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Selectively accessing test access ports in a multiple test acces, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Selectively accessing test access ports in a multiple test acces will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2224274