Error detection/correction and fault detection/recovery – Pulse or data error handling – Data formatting to improve error detection correction...
Reexamination Certificate
2004-10-15
2009-12-15
Liu, Shuwang (Department: 2611)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Data formatting to improve error detection correction...
C375S295000, C375S319000, C714S751000, C714S775000, C327S307000, C380S210000, C341S058000
Reexamination Certificate
active
07634694
ABSTRACT:
A communication system for transmitting and receiving a sequence of bits, and the methodology for transferring that sequence of bits are provided. The communication system includes a transmitting circuit and a receiving circuit. Within the transmitting circuit is a scrambler that comprises a shift register, an enable circuit, and an output circuit. The shift register temporarily stores n bits within the sequence of bits, and the enable circuit enables the shift register to store bits that arise only within the payload section of a frame. The output circuit includes a feedback, and several taps within the n stages to scramble logic values within the sequence of n bits output from the shift registers thus effectively preventing in most instances the sequence of bits from exceeding n number of the same logic value. Within the receiving circuit is a descrambler also having a shift register, an enable circuit, and an output circuit. The descrambler recompiles the scrambled data back to its original form. The scrambler is preferably placed before an encoder in the transmission path to minimize data dependent, low frequency jitter. The encoder is used to place a coding violation into the frame to signal the beginning of each frame, and to encode the parity with an offset against any DC accumulation of the coding violation and the scrambled payload to eliminate all DC accumulation (baseline wander) within each frame.
REFERENCES:
patent: 3988538 (1976-10-01), Patten
patent: 4661950 (1987-04-01), Kobayashi et al.
patent: 5655078 (1997-08-01), Anderson et al.
patent: 5917852 (1999-06-01), Butterfield et al.
patent: 5946355 (1999-08-01), Baker
patent: 6349138 (2002-02-01), Doshi et al.
patent: 6437710 (2002-08-01), Tam et al.
patent: 6738935 (2004-05-01), Kimmitt
patent: 6741636 (2004-05-01), Lender
patent: 6754190 (2004-06-01), Gurney et al.
patent: 7284184 (2007-10-01), Gallezot et al.
patent: 2004/0091106 (2004-05-01), Moore et al.
patent: 0134817 (1991-02-01), None
patent: 02/062443 (2002-08-01), None
European Search Report for EP 05021620.9 mailed Nov. 6, 2008.
Kraemer et al., “A 32 MBit/s CMOS Integrated Transceiver with an Analog PLL for a Fiber Optic Data Link,” IEEE Custom Integrated Circuits Conference, 1986, pp. 157-160.
Farrell et al., “2 ×140 MBit/s Muldex Equipment for an Optical Fibre Transmission System,” International Conference on Telecommunication Transmission into the Digital Era, 1981, pp. 49-52.
Green Christopher M.
Ho Horace C.
Knapp David J.
Daffer Kevin L.
Daffer McDaniel LLP
Liu Shuwang
Perez James M
Standard Microsystems Corporation
LandOfFree
Selective scrambler for use in a communication system and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Selective scrambler for use in a communication system and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Selective scrambler for use in a communication system and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4093899