Static information storage and retrieval – Read/write circuit – Signals
Reexamination Certificate
2007-10-02
2008-11-04
Elms, Richard (Department: 2824)
Static information storage and retrieval
Read/write circuit
Signals
C365S189011
Reexamination Certificate
active
07447086
ABSTRACT:
A non-volatile memory system is programmed so as to reduce or avoid program disturb. In accordance with one embodiment, multiple program inhibit schemes are employed for a single non-volatile memory system. Program inhibit schemes are selected based on the word line being programmed. Certain program inhibit schemes have been discovered to better minimize or eliminate program disturb at select word lines. In one embodiment, selecting a program inhibit scheme includes selecting a program voltage pulse ramp rate. Different ramp rates have been discovered to better minimize program disturb when applied to select word lines. In another embodiment, the temperature of a memory system is detected before or during a program operation. A program inhibit scheme can be selected based on the temperature of the system.
REFERENCES:
patent: 4933904 (1990-06-01), Stewart et al.
patent: 5473563 (1995-12-01), Suh et al.
patent: 5546341 (1996-08-01), Suh et al.
patent: 5548554 (1996-08-01), Pascucci et al.
patent: 5566323 (1996-10-01), Ugon
patent: 5621684 (1997-04-01), Jung et al.
patent: 5671176 (1997-09-01), Jang et al.
patent: 5677873 (1997-10-01), Choi et al.
patent: 5712815 (1998-01-01), Bill et al.
patent: 5748538 (1998-05-01), Lee et al.
patent: 5763912 (1998-06-01), Parat et al.
patent: 5812457 (1998-09-01), Arase
patent: 5991202 (1999-11-01), Derhacobian et al.
patent: 5999444 (1999-12-01), Fujiwara et al.
patent: 6058060 (2000-05-01), Wong
patent: 6061270 (2000-05-01), Choi
patent: 6072721 (2000-06-01), Arase
patent: 6175519 (2001-01-01), Lu et al.
patent: 6181599 (2001-01-01), Gongwer
patent: 6229733 (2001-05-01), Male
patent: 6266275 (2001-07-01), Chen et al.
patent: 6269026 (2001-07-01), Venkatesh et al.
patent: 6285593 (2001-09-01), Wong
patent: 6411551 (2002-06-01), Kim et al.
patent: 6469933 (2002-10-01), Choi et al.
patent: 6567314 (2003-05-01), Ogura et al.
patent: 6639842 (2003-10-01), Hoang et al.
patent: 6717861 (2004-04-01), Jeong et al.
patent: 6788579 (2004-09-01), Gregori et al.
patent: 6798694 (2004-09-01), Mihnea et al.
patent: 6804150 (2004-10-01), Park et al.
patent: 6853598 (2005-02-01), Chevallier
patent: 6859392 (2005-02-01), Abedifard et al.
patent: 6859397 (2005-02-01), Lutze et al.
patent: 6975537 (2005-12-01), Lutze et al.
patent: 7023733 (2006-04-01), Guterman et al.
patent: 7295478 (2007-11-01), Wan et al.
patent: 2002/0131302 (2002-09-01), Herdt
patent: 2003/0147279 (2003-08-01), Pan et al.
patent: 2004/0080980 (2004-04-01), Lee
patent: 2004/0233716 (2004-11-01), Tran et al.
patent: 2005/0057967 (2005-03-01), Kalid et al.
patent: 2005/0226055 (2005-10-01), Guterman
patent: 1341185 (2003-09-01), None
International Search Report, Patent Cooperation Treaty, Application No. PCT/US2006/018278 filed on Nov. 5, 2006.
Chen Jian
Gongwer Geoffrey S
Hemink Gerrit Jan
Higashitani Masaaki
Lutze Jeffrey
Elms Richard
Nguyen Nam
SanDisk Corporation
Vierra Magen Marcus & DeNiro LLP
LandOfFree
Selective program voltage ramp rates in non-volatile memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Selective program voltage ramp rates in non-volatile memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Selective program voltage ramp rates in non-volatile memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4039725