Selective power-down for high performance CPU/system

Details Selective power-down for high performance CPU/system Selective power-down for high performance CPU/system

2006-07-25

2006-07-25

Lee, Thomas (Department: 2115)

Electrical computers and digital processing systems: support

Computer power control

Power conservation

C713S324000, C717S151000

Reexamination Certificate

active

07082543

ABSTRACT:
A computer program product comprising a computer useable medium having computer program logic recorded thereon for enabling a microprocessor to compile a source code program. The computer program logic includes means for enabling the processor to receive a plurality of source code instructions, to convert each of the source code instructions into one or more machine code instructions, to generate monitoring information corresponding to each of the machine code instructions, and to enable the microprocessor to output the machine code instructions and the corresponding monitoring information. The monitoring information indicates which of a plurality of functional units of a microprocessor or a microelectronic device are to be selectively activated for executing each of the machine code instructions.

REFERENCES:
patent: 3922526 (1975-11-01), Cochran
patent: 4317180 (1982-02-01), Lies
patent: 4468748 (1984-08-01), Blau et al.
patent: 4615005 (1986-09-01), Maejima et al.
patent: 4670837 (1987-06-01), Sheets
patent: 4695946 (1987-09-01), Andreasen et al.
patent: 4698748 (1987-10-01), Juzswik et al.
patent: 4748559 (1988-05-01), Smith et al.
patent: 4766566 (1988-08-01), Chuang
patent: 4893271 (1990-01-01), Davis et al.
patent: 4894728 (1990-01-01), Goodman
patent: 4954951 (1990-09-01), Hyatt
patent: 4963769 (1990-10-01), Hiltpold et al.
patent: 5113523 (1992-05-01), Colley et al.
patent: 5150469 (1992-09-01), Jouppi
patent: 5153535 (1992-10-01), Fairbanks et al.
patent: 5167024 (1992-11-01), Smith et al.
patent: 5265256 (1993-11-01), Chau-Lee et al.
patent: 5274828 (1993-12-01), McAdams
patent: 5452401 (1995-09-01), Lin
patent: 5630143 (1997-05-01), Maher et al.
patent: 5655124 (1997-08-01), Lin
patent: 5787297 (1998-07-01), Lin
patent: 5940785 (1999-08-01), Georgiou et al.
patent: 6047248 (2000-04-01), Georgiou et al.
patent: 6105139 (2000-08-01), Dey et al.
patent: 6195756 (2001-02-01), Hurd
patent: 6247134 (2001-06-01), Sproch et al.
patent: 6256743 (2001-07-01), Lin
patent: 6301671 (2001-10-01), Boice et al.
patent: 6430693 (2002-08-01), Lin
patent: 6671815 (2003-12-01), Iwamura et al.
patent: 40 40 382 (1991-07-01), None
patent: 0 284 (1988-09-01), None
patent: 0 284 (1988-09-01), None
patent: 442240 (1991-08-01), None
patent: 54-14624 (1979-02-01), None
patent: 58-62720 (1983-04-01), None
patent: 63-26716 (1988-02-01), None
patent: 63-175910 (1988-07-01), None
patent: 1-155459 (1989-06-01), None
patent: 2-66616 (1990-03-01), None
patent: 3-10306 (1991-01-01), None
patent: S58-182760 (1993-10-01), None
Notification of Reason For Rejection, issued in Japanese Application No. 2003-204461, dated Jan. 26, 2004, 4 pages, (English language translation provided).
Notification of Reason For Rejection, issued in Japanese Application No. 2003-204462, dated Jan. 26, 2004, (English language translation provided).
Notification of Reason For Rejection, issued in Japanes Application No. 2003-204463, dated Jan. 26, 2004, 4 pages, (English language translation provided).
Notification of Reason For Rejection, issued in Japanese Application No. H5-517307, dated Aug. 27, 2003, 4 pages, (English language translation provided).
Wirbel, L., “AMD about to announce 80486 clone,”Electronic Engineering Times, A CMP Publication, pp. 1 and 8 (Jan. 13, 1992).
Colwell, R.P. et al., “A VLIW Architecture for a Trace Scheduling Compiler,”IEE Transactions on Computers, IEEE, vol. 37, No. 8, pp. 967-979 (Aug. 1988).
Dobberpuhl, D. et al., “A 200MHz 64b Dual-Issue CMOS Microprocessor,”1992 IEEE International Solid-State Circuits Conference Digest of Papers, IEEE, FIrst Edition, IEEE Catalog No. 92CH3128-6, pp. 106-107 (Feb. 1992).
Towler, J. et al., “A 128k 6.5ns Access/5ns Cycle CMOS ECL Static RAM,”1989 IEE International Solid-State Circuits Conference Digest of Technical Papers, IEEE, First Edition, ISSN No. 0193-6530, pp. 30-31 and 280 (Feb. 1989).
English-language Abstract of Japanese Patent Publication No. 63-026716, from http://wwwl.ipdl.jpo.go.jp, 1 page (Feb. 4, 1988—Date of publication of application).
English-language Abstract of Japanese Patent Publication No. 02-066616, from http://wwwl.ipdl.jpo.go.jp, 1 page (Mar. 6, 1990—Date of publication of application).
English Translation of German Patent Publication No. DE 40 40 382 A1, 81 page including cover sheet and figures.
English Translation of Japanese Patent Publication No. S63-26716, 7 pages.
English Translation of Japanese Patent Publication No. H2-66616, 7 pages.

Affiliated with

Also associated with

Rating

Selective power-down for high performance CPU/system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Selective power-down for high performance CPU/system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Selective power-down for high performance CPU/system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3598249