Electronic digital logic circuitry – Multifunctional or programmable – Having details of setting or programming of interconnections...
Reexamination Certificate
2006-05-26
2008-08-12
Cho, James H (Department: 2819)
Electronic digital logic circuitry
Multifunctional or programmable
Having details of setting or programming of interconnections...
C326S040000
Reexamination Certificate
active
07411417
ABSTRACT:
Systems and methods are disclosed herein to provide improved techniques for loading of configuration memory cells in integrated circuits, such as programmable logic devices. For example, in accordance with an embodiment of the present invention, a programmable logic device includes a non-volatile memory adapted to store a first bit, a second bit, and a plurality of configuration data; a plurality of configuration memory cells; and control logic adapted to determine based on values of the first and second bits whether to load the configuration data from the non-volatile memory into the configuration memory cells.
REFERENCES:
patent: 7190190 (2007-03-01), Camarota et al.
patent: 7215139 (2007-05-01), Agrawal et al.
patent: 2006/0050567 (2006-03-01), Shimanek et al.
Han Wei
Rutledge David L.
Yerramilli Yoshita
Cho James H
Folsom Brent A.
Lattice Semiconductor Corporation
MacPherson Kwok & Chen & Heid LLP
LandOfFree
Selective loading of configuration data into configuration... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Selective loading of configuration data into configuration..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Selective loading of configuration data into configuration... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4011691