Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2007-07-24
2007-07-24
Dang, Trung (Department: 2823)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S674000, C438S675000, C438S687000, C257SE21579, C257SE21586
Reexamination Certificate
active
11364654
ABSTRACT:
A method has been disclosed that allows the selective deposition of the metal for double damascene silicon wafer processing. This selective deposition allows the metal to be deposited only in the via holes, contact holes, channels or where ever the deposition is targeted to be deposited on the wafer where it is needed. This method allows double damascene wafers to be processed with out the necessity of polishing back the whole surface of the wafer to remove metal from most of the wafer surface, as is currently the practice.
REFERENCES:
patent: 6261954 (2001-07-01), Ho et al.
patent: 6716743 (2004-04-01), Nagashima
patent: 6815336 (2004-11-01), Shue et al.
patent: 2004/0000489 (2004-01-01), Zhang et al.
patent: 2004/0164419 (2004-08-01), Ahn et al.
patent: 2006/0046455 (2006-03-01), Nitta et al.
patent: 2006/0115983 (2006-06-01), Fujii et al.
Kinner Samuel
Poovey Gary
Dang Trung
Poovey Gary Neal
LandOfFree
Selective deposition of double damascene metal does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Selective deposition of double damascene metal, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Selective deposition of double damascene metal will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3780357