Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus access regulation
Patent
1998-02-17
2000-07-18
Myers, Paul R.
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus access regulation
710128, 710 57, 713400, G06F 1338
Patent
active
060921412
ABSTRACT:
A method and arrangement for transferring an indeterminate quantity of data from a target data bus to a requesting data bus. A memory block read command is provided to the target bus by an initiating device coupled to an initiating bus. Successive data segments are repeatedly transferred from the target device into a data buffer which is coupled between the initiating and target buses. The data segments are concurrently transferred from the data buffer to the initiating bus while other data segments are being transferred from the target bus into the data buffer. The transfer is terminated upon receipt of the entire desired data block at the initiating bus, and any read-ahead data remaining in the data buffer after this termination is discarded. The concurrent data transfer is allowed when the memory block read command is not in a delayed completion state, and the command response and requested data are next in the response queue.
REFERENCES:
patent: 4430724 (1984-02-01), Hamilton et al.
patent: 4710916 (1987-12-01), Amstutz et al.
patent: 4751671 (1988-06-01), Babetski et al.
patent: 5079693 (1992-01-01), Miller
patent: 5522086 (1996-05-01), Burton et al.
patent: 5535340 (1996-07-01), Bell et al.
patent: 5557750 (1996-09-01), Moore et al.
patent: 5564026 (1996-10-01), Amini et al.
patent: 5579530 (1996-11-01), Solomon et al.
patent: 5592682 (1997-01-01), Chejlava, Jr. et al.
patent: 5608876 (1997-03-01), Cohen et al.
patent: 5621900 (1997-04-01), Lane et al.
patent: 5632021 (1997-05-01), Jennings et al.
patent: 5659690 (1997-08-01), Stuber et al.
patent: 5664117 (1997-09-01), Shah et al.
patent: 5664197 (1997-09-01), Kardach et al.
patent: 5673399 (1997-09-01), Guthrie et al.
patent: 5673400 (1997-09-01), Kenny
patent: 5724529 (1998-03-01), Smith et al.
patent: 5729760 (1998-03-01), Poisner
patent: 5737579 (1998-04-01), Kimura et al.
patent: 5768548 (1998-06-01), Young et al.
patent: 5815677 (1998-09-01), Goodrum
patent: 5838932 (1998-11-01), Alzien
patent: 5872941 (1999-02-01), Goodrum et al.
patent: 5881254 (1999-03-01), Corrigan et al.
PCI Local Bus Specification Rev 2.1 Jun. 1, 1995 Chapt 3 pp. 21-33.
"DECchip 21052 PCI-to-PCI Bridge Data Sheet", Digital Equipment Corporation, Order Number: EC-QHURA-TE, pp. (i)-A2 (Jun. 1995).
"DMA Support on the `PCIway`", Version 5.4, pp. 1-16 (Aug. 2, 1995).
"Mobile PC/PCI DMA Arbitration and Protocols MHPG Architecture Functional Architecture Specification", Intel Corporation, Revision 2, pp. 1-26 (Mar. 29, 1996).
"PCI Local Bus, PCI to PCI Bridge Architecture Specification", Revision 1.0, pp. (i)-66 (Apr. 5, 1994).
Durda IV, F., "22.3. DMA: What it is and how it works", FreeBSD Handbook: Assorted technical topics, (Oct. 18, 1995).
Solomon, G., "Implementing Legacy Audio on the PCI Bus", Intel Corporation, Revision 1.01, pp. 1-7 (1996).
Myers Paul R.
VLSI Technology Inc.
LandOfFree
Selective data read-ahead in bus-to-bus bridge architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Selective data read-ahead in bus-to-bus bridge architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Selective data read-ahead in bus-to-bus bridge architecture will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2048678