Patent
1988-09-28
1990-11-13
James, Andrew J.
357 55, 357 49, 357 71, 357 68, H01L 1900, H01L 2334
Patent
active
049705784
ABSTRACT:
A technique for etching tub structures and vias on the backside of a wafer comprised of gallium arsenide and for providing a planar surface on said backside of the gallium arsenide wafer is described. The tubs are formed by providing a layer of resist over the backside of the gallium arsenide substrate, and this layer is patterned to provide selected areas covering regions where tub structures and vias will be provided. In the selectively exposed regions, palladium and gold are sequentially deposited. The resist pattern is then stripped, and a second resist layer pattern is deposited masking portions of the continuous conductive layer and areas where vias are to be provided. The tub structures are then provided by suitably etching the tub to undercut portions of the resist and the palladium layer. A second continuous conductive coating is then provided in the tub structure to provide a plating layer for subsequent plating of a gold film over the palladium. Preferably, the gold is plated to completely or substantially completely fill the tub. The vias are then provided on the backside of the wafer by masking the first continuous conductive coating and the tub regions and etching the unexposed regions of the substrate to provide the via holes. The via holes are then plated with a continuous conductive layer of palladium and then gold to substantially fill the via.
REFERENCES:
patent: 3986196 (1976-10-01), Decker et al.
patent: 4091408 (1978-05-01), Lee et al.
patent: 4374394 (1983-02-01), Camisa
patent: 4376287 (1983-03-01), Sechi
patent: 4571611 (1986-02-01), Kashiwagi
patent: 4601096 (1986-07-01), Calviello
patent: 4751562 (1988-06-01), Yamamura
patent: 4794093 (1988-12-01), Tong et al.
patent: 4807022 (1989-02-01), Kazior et al.
patent: 4818724 (1989-04-01), Cetronio et al.
patent: 4823174 (1989-04-01), Itoh et al.
patent: 4827610 (1989-05-01), Williams et al.
patent: 4868613 (1989-09-01), Hirachi
patent: 4896194 (1990-01-01), Suzuki
Kazior Thomas E.
Tong Elsa K.
James Andrew J.
Maloney Denis G.
Nguyen Viet Q.
Raytheon Company
Sharkansky Richard M.
LandOfFree
Selective backside plating of GaAs monolithic microwave integrat does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Selective backside plating of GaAs monolithic microwave integrat, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Selective backside plating of GaAs monolithic microwave integrat will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-780543