Selecting subroutine return mechanisms

Details Selecting subroutine return mechanisms Selecting subroutine return mechanisms

2008-07-15

2008-07-15

Dollinger, Tonia L. M. (Department: 2181)

Electrical computers and digital processing systems: processing

Processing control

Branching

Reexamination Certificate

active

07401210

ABSTRACT:
Following execution of a subroutine, a return instruction is executed having an address as an input operand thereto. This input operand is compared with one or more predetermined values to detect a match and the return instruction response is selected in dependence upon whether or not a match is detected. Thus, the return address value can be used to invoke differing return instruction responses, such as an exception return response or a procedure return response. The one or more predetermined addresses may be conveniently allocated to the highest memory addresses within the memory map.

REFERENCES:
patent: 4429361 (1984-01-01), Maccianti et al.
patent: 5261101 (1993-11-01), Fenwick
patent: 5535397 (1996-07-01), Durante et al.
patent: 5889982 (1999-03-01), Rodgers et al.
patent: 5968169 (1999-10-01), Pickett
patent: 6408385 (2002-06-01), Matsuo et al.
patent: 6898698 (2005-05-01), Sunayama et al.
patent: 2003/0097549 (2003-05-01), Ukai et al.
patent: 2005/0154868 (2005-07-01), Rabe et al.
patent: 102 52 347 (2004-05-01), None
patent: 0 742 513 (1996-11-01), None
J. Losq, “Subroutine Return Stack”IBM Technical Disclosure Bulletin,vol. 24, No. 7A, Dec. 1981, pp. 3255-3258.

Affiliated with

Also associated with

Rating

Selecting subroutine return mechanisms does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Selecting subroutine return mechanisms, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Selecting subroutine return mechanisms will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2789599