Electrical computers and digital data processing systems: input/ – Access arbitrating – Decentralized arbitrating
Reexamination Certificate
2005-04-15
2008-12-02
Myers, Paul R (Department: 2111)
Electrical computers and digital data processing systems: input/
Access arbitrating
Decentralized arbitrating
C370S913000, C370S338000, C711S209000
Reexamination Certificate
active
07461191
ABSTRACT:
A memory access technique is provided that may be used in WLAN (Wireless Local Area Network) communication devices. An on-chip memory has multiple memory circuits forming individually addressable memory segments. An arbitration unit arbitrates between multiple requesters, each requesting access to the on-chip memory. The requesters are on-chip circuits and/or external devices. The arbitration unit determines a memory circuit to be accessed for each request that is received from a requester. The determination may be based on a software configurable arbitration scheme. The memory segments may form a bank of single-port SRAM (Static Random Access Memory) devices.
REFERENCES:
patent: 4415972 (1983-11-01), Adcock
patent: 4423480 (1983-12-01), Bauer et al.
patent: 4761736 (1988-08-01), Di Orio
patent: 5222062 (1993-06-01), Sharma et al.
patent: 5392448 (1995-02-01), Frankel et al.
patent: 5400293 (1995-03-01), Iguchi et al.
patent: 5408627 (1995-04-01), Stirk et al.
patent: 5577229 (1996-11-01), Wakerly
patent: 6122267 (2000-09-01), Abiven et al.
patent: 6122759 (2000-09-01), Ayanoglu et al.
patent: 6198728 (2001-03-01), Hulyalkar et al.
patent: 6272140 (2001-08-01), LaRowe et al.
patent: 6434620 (2002-08-01), Boucher et al.
patent: 6732218 (2002-08-01), Boucher et al.
patent: 6475146 (2002-11-01), Frelburger et al.
patent: 6584080 (2003-06-01), Ganz et al.
patent: 6600734 (2003-07-01), Gernert et al.
patent: 6625709 (2003-09-01), Aiken et al.
patent: 6970446 (2005-11-01), Krischer et al.
patent: 2002/0120822 (2002-08-01), Li et al.
patent: 2003/0021262 (2003-01-01), Ma et al.
patent: 2004/0024947 (2004-02-01), Barth et al.
patent: 2005/0144402 (2005-06-01), Beverly
patent: 2005/0216616 (2005-09-01), Eldar et al.
patent: 294499 (1988-12-01), None
patent: 1085423 (2001-03-01), None
patent: WO 9515528 (1995-06-01), None
patent: 2004/029817 (2004-04-01), None
Microsoft Press Computer dictionart second edition 1994 p. 352.
Translation into English of: Office Action, Application No. 10 2005 09 021.4-53, Dec. 7, 2005.
Translation of Official Office Action application No. DE 10 2004 042 172.2-53 mailed Jun. 8, 2005.
Translation of Official Communication for German application No. 10 2004 042 172.2; entitled “Segmented on-chip memory and requester arbitration” 4pp.
Baer Matthias
Goetting Oliver
Schlegel Peer
Tischer Falk
Advanced Micro Devices , Inc.
Meyertons Hood Kivlin Kowert & Goetzel P.C.
Myers Paul R
LandOfFree
Segmented on-chip memory and requester arbitration does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Segmented on-chip memory and requester arbitration, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Segmented on-chip memory and requester arbitration will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4034345