Electrical computers and digital processing systems: memory – Storage accessing and control – Control technique
Patent
1997-07-02
2000-04-11
Nguyen, Hiep T.
Electrical computers and digital processing systems: memory
Storage accessing and control
Control technique
711 5, 710128, G06F 1206
Patent
active
060498552
ABSTRACT:
A computer system has first and second random access memory (RAM) modules for storing digital information, and first and second system controllers coupled to the first and second RAM modules, respectively. The first system controller has a first address decoder that allocates to the first RAM module a first set of addresses. The second system controller has a second address decoder that allocates to the second RAM module a second set of addresses. By employing two system controllers to control two RAM modules, a computer system can execute two memory transactions simultaneously and can eliminate or reduce the number of memory access delays incurred. The computer system can allocate addresses according to various interleaving schemes, such as page interleaving, cache line interleaving and word interleaving for different memory segments. A configuration register can be employed to allow programming to select which of the interleaving schemes to employ.
REFERENCES:
patent: 4099231 (1978-07-01), Kotok et al.
patent: 4709332 (1987-11-01), Morrison et al.
patent: 4740911 (1988-04-01), Shar et al.
patent: 5226133 (1993-07-01), Alderequira et al.
patent: 5269009 (1993-12-01), Herzl et al.
patent: 5269010 (1993-12-01), MacDonald
patent: 5274788 (1993-12-01), Koike
patent: 5544124 (1996-08-01), Zagar et al.
patent: 5559953 (1996-09-01), Seiler et al.
patent: 5579277 (1996-11-01), Kelly
patent: 5701434 (1997-12-01), Nakagawa
patent: 5765182 (1998-06-01), Lau et al.
Shanley and Anderson, "ISA System Architecture," Addison-Wesley Publishing Co., 3.sup.rd Ed., pp. 235-272, Feb. 1995.
Micron Electronics Inc.
Nguyen Hiep T.
LandOfFree
Segmented memory system employing different interleaving scheme does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Segmented memory system employing different interleaving scheme , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Segmented memory system employing different interleaving scheme will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1184626