Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reexamination Certificate
2007-11-20
2007-11-20
Lateef, Marvin (Department: 2109)
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
C714S039000
Reexamination Certificate
active
10416564
ABSTRACT:
The method is implemented with a management system of the time-triggered architecture type in association with a processor of a central processor unit that possesses a privileged execution mode to which access is protected by an instruction of the “call to system layer” type. The only system layer call that is authorized from an application task under consideration to the system layer consists in reporting a change of node in the control graph of the task in question. When the system layer has verified that the call is legal relative to the execution paths of the control graph as described in the constant tables of the application, all of the operations to be performed on the node in question by the system layer are predetermined by the constant tables of the application associated with the system layer. Prior to real-time execution, pre-ordering of the lists of tasks of an application under consideration is performed in a micro-kernel, which subsequently ensures, when called by the system layer during real-time execution, that task lists are updated in ordered manner depending on the new time characteristics of the tasks, specifically their earliest start times d(i) and their latest finish times f(i) as calculated by the system layer.
REFERENCES:
patent: 4589093 (1986-05-01), Ippolito et al.
patent: 6338072 (2002-01-01), Durand et al.
patent: 2 771 828 (1999-06-01), None
patent: 2771828 (1999-06-01), None
David, V., et al.: “Safety properties ensured by the OASIS model for safety critical real-time systems,” Computer Safety, Reliability and Security. 17thInternational Conference, SAFECOMP'98. Proceedings, Proceedings of 17thInternational Conference on Computer Safety, Reliability and Security, Heidelberg, Germany, Oct. 5-7, 1998, pp. 45-59.
Aussagues, C., et al: “Vérification de propriétés de sûreté dans le modèle OASIS pour les applications temps réel critiques,” RTS '97 Salon Des Solutions Pour Les Systemes Temps Reel Et Les Applications Enfouies (RTS '97: Real Time Systems And Embedded Applications), 1997 pp. 145-164, Toulouse, France, Teknea, France.
Aussagues, C., et al.: “Guaranteeing timeliness in safety critical real-time systems,” Distributed Computer Control Systems 1998 (DCCS'98) Proceedings Volume from the 15thIFAC Workshop, Proceedings of the 15thIFAC Workshop on Distributed Computer Control Systems 1998, Como, Italy, Sep. 9-11, 1998, pp. 83-89, Kidlington, UK, Elsevier Science, UK.
Aspelund, J., et al.: “A fault tolerant multimicroprocessor operating system modeled with locality Petri nets,” Implementing Functions: Microprocessors and Firmware. Seventh Euromicro Symposium on Microprocessing and Microprogramming, Paris, France, Sep. 8-10, 1981, pp. 63-70, Amsterdam, Netherlands, North-Holland, Netherlands.
David Vincent
Delcoigne Jean
Arcos Jeison
Areva Np
Commissariat a l''Energie Atomique
Lateef Marvin
Weingarten Schurgin, Gagnebin & Lebovici LLP
LandOfFree
Security method making deterministic real time execution of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Security method making deterministic real time execution of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Security method making deterministic real time execution of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3835336