Electrical computers and digital processing systems: support – Data processing protection using cryptography – Tamper resistant
Reexamination Certificate
2011-05-31
2011-05-31
Lanier, Benjamin E (Department: 2432)
Electrical computers and digital processing systems: support
Data processing protection using cryptography
Tamper resistant
C361S672000, C713S187000
Reexamination Certificate
active
07953989
ABSTRACT:
A high security microcontroller (such as in a point of sale terminal) includes tamper control circuitry for detecting vulnerability conditions: a write to program memory before the sensitive financial information has been erased, a tamper detect condition, the enabling of a debugger, a power-up condition, an illegal temperature condition, an illegal supply voltage condition, an oscillator fail condition, and a battery removal condition. If the tamper control circuitry detects a vulnerability condition, then the memory where the sensitive financial information could be stored is erased before boot loader operation or debugger operation can be enabled. Upon power-up if a valid image is detected in program memory, then the boot loader is not executed and secure memory is not erased but rather the image is executed. The tamper control circuitry is a hardware state machine that is outside control of user-loaded software and is outside control of the debugger.
REFERENCES:
patent: 4030073 (1977-06-01), Armstrong, Jr.
patent: 4091246 (1978-05-01), Donofrio et al.
patent: 4593384 (1986-06-01), Kleijne
patent: 4691350 (1987-09-01), Kleijne et al.
patent: 4783801 (1988-11-01), Kaule
patent: 5022077 (1991-06-01), Bealkowski et al.
patent: 5150412 (1992-09-01), Maru
patent: 5175831 (1992-12-01), Kumar
patent: 5220673 (1993-06-01), Dalrymple et al.
patent: 5230058 (1993-07-01), Kumar et al.
patent: 5325532 (1994-06-01), Crosswy et al.
patent: 5446864 (1995-08-01), Burghardt et al.
patent: 5457748 (1995-10-01), Bergum et al.
patent: 5861662 (1999-01-01), Candelore
patent: 5877547 (1999-03-01), Rhelimi
patent: 5880523 (1999-03-01), Candelore
patent: 5930110 (1999-07-01), Nishigaki et al.
patent: 5935242 (1999-08-01), Madany et al.
patent: 6105136 (2000-08-01), Cromer et al.
patent: 6128694 (2000-10-01), Decker et al.
patent: 6181803 (2001-01-01), Davis
patent: 6237098 (2001-05-01), Libicki
patent: 6246967 (2001-06-01), Libicki et al.
patent: 6272637 (2001-08-01), Little et al.
patent: 6292899 (2001-09-01), McBride
patent: 6295603 (2001-09-01), Mischo
patent: 6473861 (2002-10-01), Stokes
patent: 6567787 (2003-05-01), Walker et al.
patent: 6646565 (2003-11-01), Fu et al.
patent: 6775778 (2004-08-01), Laczko et al.
patent: 6782479 (2004-08-01), Williams et al.
patent: 6836847 (2004-12-01), Zinger et al.
patent: 6942573 (2005-09-01), Elliott
patent: 6975204 (2005-12-01), Silver
patent: 7054162 (2006-05-01), Benson et al.
patent: 7065656 (2006-06-01), Schwenck et al.
patent: 7188282 (2007-03-01), Walmsley
patent: 7228440 (2007-06-01), Giles et al.
patent: 2001/0033012 (2001-10-01), Koemmerling
patent: 2002/0166061 (2002-11-01), Falik et al.
patent: 2002/0199111 (2002-12-01), Clark et al.
patent: 2003/0005323 (2003-01-01), Hanley et al.
patent: 2003/0018892 (2003-01-01), Tello
patent: 2003/0046238 (2003-03-01), Nonaka et al.
patent: 2004/0153644 (2004-08-01), McCorkendale et al.
patent: 2004/0243797 (2004-12-01), Yang et al.
patent: 2005/0005108 (2005-01-01), Harper
patent: 2005/0081048 (2005-04-01), Komarla et al.
patent: 2007/0079043 (2007-04-01), Yu et al.
patent: 07175682 (1995-07-01), None
White Paper entitled: “Secure Terminal Loading System: Using Data Encryption to Improve Merchant Retention” by Hypercom Corporation, Phoenix, Arizona, May 2001, 8 pages.
Product description of “Ingenico 5300” by Groupe Ingenico, Puteaux, France, Sep. 2003, 4 pages.
Product description of “HFT 110 Series Secure Pinpad” by Hypercom Financial Terminals AB, Linkoeping, Sweden, 1999, and other pages downloaded from www.hypercom.com on Jul. 19, 2004, 9 pages.
W.A.Arbaugh, D.J.Farber and J.M.Smith, “A Secure and Reliable Bootstrap Architecture”, Proc. IEEE Symp. Security and Privacy, IEEE CS Press, 1997, pp. 65-71.
R.Anderson and M.Kuhn, “Tamper Resistance—a Cautionary Note”, published by the USENIX Ass. in The Second USENIX Workshop on Electronic Commerce Proceedings, Oakland, Ca, Nov. 18-21, 1996, pp. 1-11, ISBN 1-880446-83-9.
“SRAM-Based Microcontroller Optimizes Security”, May 14, 2003, published by Maxim, Dallas Semiconductor, 7 pages.
Chock Raymond O.
Hess Mark
Hsiang Peter C.
Armouche Hadi
Lanier Benjamin E
Maxim Integrated Products Inc.
North Weber & Baugh LLP
LandOfFree
Secure transaction microcontroller with tamper control... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Secure transaction microcontroller with tamper control..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Secure transaction microcontroller with tamper control... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2657899