Secure processor architecture for use with a digital rights...

Details Secure processor architecture for use with a digital rights... Secure processor architecture for use with a digital rights...

2007-05-29

2007-05-29

Moazzami, Nasser (Department: 2136)

Electrical computers and digital processing systems: support

Multiple computer communication using cryptography

Security kernel or utility

C713S001000, C713S002000

Reexamination Certificate

active

09892329

ABSTRACT:
A secure processor is operable in normal and preferred modes, and includes a security kernel instantiated when the processor enters into preferred mode and a security key accessible by the security kernel during preferred mode. The security kernel employs the accessed security key to authenticate a secure application, and allows the processor to be trusted to keep hidden a secret of the application. To instantiate the application, the processor enters preferred mode where the security key is accessible, and instantiates and runs the security kernel. The security kernel accesses the security key and applies same to decrypt a key for the application, stores the decrypted key in a location where the application will expect same, and instantiates the application. The processor then enters the normal mode, where the security key is not accessible.

REFERENCES:
patent: 5029206 (1991-07-01), Marino et al.
patent: 5502766 (1996-03-01), Boebert et al.
patent: 5892900 (1999-04-01), Ginter et al.
patent: 5991399 (1999-11-01), Graunke et al.
patent: 6138236 (2000-10-01), Mirov et al.
patent: 6253193 (2001-06-01), Ginter et al.
patent: 6505300 (2003-01-01), Chan et al.
patent: 6557104 (2003-04-01), Vu et al.
patent: 6560581 (2003-05-01), Fox et al.
patent: 6574609 (2003-06-01), Downs et al.
patent: 6581162 (2003-06-01), Angelo et al.
patent: 6615349 (2003-09-01), Hair
patent: 2001/0005201 (2001-06-01), DiGiorgio et al.
Anderson, R. et al., “Tamper Resistance—A Cautionary Note,”Proc. of the 2ndUSENIX Workshop on Electronic Commerce, Oakland, California, Nov. 1996, 1-11.
Anderson, R. et al., “Tamper Resistance—A Cautionary Note,”Proc. of the 2ndUSENIX Workshop on Electronic Commerce, Oakland, California, Nov. 1996, 1-11.
Gilmont, T. et al., “An Architecture of Security Management Unit for Safe Hosting of Multiple Agents,”IS&T/SPIE Conf. On Security and Watermarking of Multimedia Contents, San Jose, California, Jan. 1999, SPIE vol. 3657, 472-483.
Schneck, P. B., “Persistent Access Control to Prevent Piracy of Digital Information,”,Proc. of the IEEE, Jul. 1999, 87(7), 1239-1250.

Affiliated with

Also associated with

Rating

Secure processor architecture for use with a digital rights... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Secure processor architecture for use with a digital rights..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Secure processor architecture for use with a digital rights... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3724986