Electrical computers and digital processing systems: support – Data processing protection using cryptography – Having separate add-on board
Reexamination Certificate
2007-11-27
2007-11-27
Zia, Syed A. (Department: 2131)
Electrical computers and digital processing systems: support
Data processing protection using cryptography
Having separate add-on board
C713S189000, C713S190000, C246S18200B, C303S128000, C726S034000, C701S029000
Reexamination Certificate
active
09822820
ABSTRACT:
The secure computer system comprises at least one computer having a processor operating under the control of a program on input data that can be associated with a code and delivering output data for output members. A security peripheral that is external but connected to the processor is provided to receive at least the input data codes, the operands, and the nature of the operation of each elementary operation performed by the processor, a code being calculated on each elementary operation performed by the processor in order to verify proper performance of all or part of the executed program. The system is applicable to processes for automatically running rail track systems.
REFERENCES:
patent: 4400792 (1983-08-01), Strelow
patent: 4831521 (1989-05-01), Rutherford
patent: 5048064 (1991-09-01), Rutherford
patent: 5586034 (1996-12-01), Takaba et al.
patent: 5794167 (1998-08-01), Gruere et al.
patent: 5928362 (1999-07-01), Cardillo et al.
patent: 6009554 (1999-12-01), Balliet
patent: 6088802 (2000-07-01), Bialick et al.
patent: 6092202 (2000-07-01), Veil et al.
patent: 6115831 (2000-09-01), Hanf et al.
patent: 6138239 (2000-10-01), Veil
patent: 6199167 (2001-03-01), Heinrich et al.
patent: 6470284 (2002-10-01), Oh et al.
patent: 6862651 (2005-03-01), Beckert et al.
patent: 0621521 (1994-10-01), None
patent: 2169114 (1986-07-01), None
“Offline Residue Checking for a Floating-Point Arithmetic Unit Executingoverlapped Operations” IBM Technical Disclosure Bulletin, U.S., IBM Corp. New York, vol. 30, No. 6, Nov. 1, 1987, pp. 391-392, XP000023332—ISSN: 0018-8689—Whole document.
Mahmood A. et al.: “Concurrent Error Detection Using Watchdog Processors—A Survey” IEEE Transactions on Computers, U.S., IEEE Inc. New York, vol. 37, No. 2, Feb. 1, 1988, pp. 160-174, XP000648398—ISSN: 0018-9340—p. 160, left column, line 34—right column, line 22.
El Fassi Saïd
Moreau Louis
Hunt, Jr. Ross F.
Matra Transport International
Stites & Harbison PLLC
Zia Syed A.
LandOfFree
Secure computer system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Secure computer system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Secure computer system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3862341