Sealed semiconductor device with positional deviation between up

Details Sealed semiconductor device with positional deviation between up Sealed semiconductor device with positional deviation between up

1998-03-04

2000-08-08

Clark, Sheila V.

Active solid-state devices (e.g., transistors, solid-state diode

Encapsulated

257670, 257666, H01L 2328

Patent

active

061005983

ABSTRACT:
In a semiconductor device having a resin-encapsulated structure, the width of an upper-mold portion of a package in a direction parallel to inner leads is made smaller than that of a lower-mold portion of the package so that the upper-mold portion cannot extend further towards outer leads than the lower-mold portion. Therefore, the amount of the positional deviation between an actual package region and a prospective package region is small and tiebars can be arranged close to the prospective package region in a lead frame. Since a fixed distance is ensured between the tiebars and the actual package region after molding, damage to the package is prevented during tiebar cutting. Since the amount of extension of any resin burr is small, a deflashing step is omitted.

Affiliated with

Also associated with

Rating

Sealed semiconductor device with positional deviation between up does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Sealed semiconductor device with positional deviation between up, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Sealed semiconductor device with positional deviation between up will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1152828