Adhesive bonding and miscellaneous chemical manufacture – Delaminating processes adapted for specified product – Delaminating in preparation for post processing recycling step
Patent
1993-04-07
1995-01-31
Dang, Thi
Adhesive bonding and miscellaneous chemical manufacture
Delaminating processes adapted for specified product
Delaminating in preparation for post processing recycling step
156653, 156657, 437228, H01L 2100
Patent
active
053856341
ABSTRACT:
In fabricating a contact window to source/drain electrode next to a gate electrode of an integrated circuit: (1) establishing a structure with a window over the source/drain region next to the gate electrode; (2) establishing a region of titanium silicide over the source/drain electrode and establishing a titanium nitride layer over the window and gate electrode; (3) establishing a layer of silicon nitride over the titanium nitride layer; (4) patterning the silicon nitride layer; (5) using the patterned silicon nitride layer as a mask to pattern the titanium nitride layer; (6) adding another silicon nitride layer to seal the gate electrode where it is not protected by titanium nitride; (7) opening a window over the electrode by an anisotropic etch; (8) widening the window with an isotropic etch, using the silicon nitride and titanium nitride as a protective barrier; and (9) adding contact material in said windows.
REFERENCES:
patent: 3881078 (1989-03-01), Tigelaar et al.
patent: 4556897 (1985-12-01), Yorikane et al.
patent: 4570331 (1986-02-01), Eaton, Jr. et al.
patent: 4686000 (1986-02-01), Heath
patent: 4784973 (1988-11-01), Stevens et al.
patent: 4826781 (1989-05-01), Asahina et al.
patent: 4857141 (1989-08-01), Abe et al.
patent: 4878994 (1989-11-01), Jucha et al.
patent: 4897709 (1990-01-01), Yokoyama et al.
patent: 4908333 (1990-03-01), Shimokawa et al.
patent: 4921572 (1990-05-01), Roche
patent: 5010032 (1991-04-01), Tang et al.
patent: 5043298 (1991-08-01), Yamada et al.
Kusters et al, "A High Density 4Mbit dRAM Process Using a Fully Overlapping Bitline Contact (FOBIC) Trench Cell", Symp. VLSI Technical Digest, pp. 93-94 (1987).
Bailey Richard A.
Butler Douglas
Stevens E. Henry
Taylor Thomas C.
Dang Thi
Manzo Edward D.
Murphy Mark J.
Nippon Steel Semiconductor Corporation
Ramtron International Corporation
LandOfFree
Sealed self aligned contact process does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Sealed self aligned contact process, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Sealed self aligned contact process will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1100678