Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-08-14
2007-08-14
Siek, Vuthe (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
Reexamination Certificate
active
10463160
ABSTRACT:
The invention concerns integrated circuits in which a MACRO is embedded in a standard cell array. One level of metal is devoted exclusively to non-local interconnect, and a layer of polysilicon is devoted to local interconnect, thereby saving significant space.
REFERENCES:
patent: 3461361 (1969-08-01), Delivorias
patent: 3808475 (1974-04-01), Buelow et al.
patent: 4143178 (1979-03-01), Harada et al.
patent: 4151635 (1979-05-01), Kashkooli et al.
patent: 4229756 (1980-10-01), Sata et al.
patent: 4244001 (1981-01-01), Ipri
patent: 4317690 (1982-03-01), Koomen et al.
patent: 4482810 (1984-11-01), Cooke
patent: 4525809 (1985-06-01), Chiba et al.
patent: 4584653 (1986-04-01), Chih et al.
patent: 4589008 (1986-05-01), Stewart et al.
patent: 4593205 (1986-06-01), Bass et al.
patent: 4630219 (1986-12-01), DiGiacomo et al.
patent: 4638458 (1987-01-01), Itoh
patent: 4682202 (1987-07-01), Tanizawa
patent: 4686758 (1987-08-01), Liu et al.
patent: 4701642 (1987-10-01), Pricer
patent: 4742383 (1988-05-01), Fitzgerald
patent: 4845544 (1989-07-01), Shimizu
patent: 4849344 (1989-07-01), Desbiens et al.
patent: 4905073 (1990-02-01), Chen et al.
patent: 4989062 (1991-01-01), Takahashi et al.
patent: 4999518 (1991-03-01), Dhong et al.
patent: 5003199 (1991-03-01), Chuang et al.
patent: 5008208 (1991-04-01), Liu et al.
patent: 5013679 (1991-05-01), Kumagai et al.
patent: 5032530 (1991-07-01), Lowrey et al.
patent: 5037766 (1991-08-01), Wang
patent: 5045726 (1991-09-01), Leung
patent: 5049515 (1991-09-01), Tzeng
patent: 5081518 (1992-01-01), El-Diwany et al.
patent: 5124776 (1992-06-01), Tanizawa et al.
patent: 5126279 (1992-06-01), Roberts
patent: 5162884 (1992-11-01), Liou et al.
patent: 5168072 (1992-12-01), Moslehi
patent: 5175118 (1992-12-01), Yoneda
patent: 5225991 (1993-07-01), Dougherty
patent: 5286518 (1994-02-01), Cain et al.
patent: 5294822 (1994-03-01), Verrett
patent: 5296755 (1994-03-01), Miyamoto et al.
patent: 5298805 (1994-03-01), Garverick et al.
patent: 5313079 (1994-05-01), Brasen et al.
patent: 5313101 (1994-05-01), Harada et al.
patent: 5314832 (1994-05-01), Deleonibus
patent: 5341049 (1994-08-01), Shimizu et al.
patent: 5342794 (1994-08-01), Wei
patent: 5350704 (1994-09-01), Anderson et al.
patent: 5388055 (1995-02-01), Tanizawa et al.
patent: 5391904 (1995-02-01), Asami et al.
patent: 5410173 (1995-04-01), Kikushima et al.
patent: 5432707 (1995-07-01), Leung
patent: 5444285 (1995-08-01), Robinson et al.
patent: 5452245 (1995-09-01), Hickman et al.
patent: 5539224 (1996-07-01), Ema
patent: 5541120 (1996-07-01), Robinson et al.
patent: 5598347 (1997-01-01), Iwasaki
patent: 5654898 (1997-08-01), Roetcisoender et al.
patent: 5671397 (1997-09-01), Crafts
patent: 5818728 (1998-10-01), Yoeli et al.
patent: 5869900 (1999-02-01), Crafts
patent: 6269466 (2001-07-01), Crafts
patent: 6489641 (2002-12-01), Crafts
patent: 6605499 (2003-08-01), Crafts
patent: 6675361 (2004-01-01), Crafts
patent: 2002/0153574 (2002-10-01), Crafts
patent: 2004/0005738 (2004-01-01), Crafts
Bachelu et al. “A Study of the Use of Local Interconnect in CMOS Leaf Cell Design,”IEEE, 1993, pp. 566-570.
Bachelu et al. “A Study of the Use of Local Interconnect in CMOS Leaf Cell Design,”IEEE, pp. 1258-1261, 1992.
Bartelink et al. “Interconnect for Submicron ASICS,”IEEE, 1989, pp. 59-62.
Chang, M, & Chen, C. “PROMPT3—A cell-Based Transistor Sizing Program Using Heuristic and Simulated Annealing Algorithms.”IEEE, 1989, pp. 17.2.1-17.2.4.
Feldman, J. et al. “An Efficient Algorithm for some Multirow Layout Problems”,IEEE Transactions on Computer-Aided Design of Integrated Circuits&Systems, Aug. 1993, pp. 1178-1185, vol. 12, No. 8.
Hsieh et al. “Size Optimization for CMOS Basic Cells of VLSI”,IEEE, pp. 2180-2183, no date.
Kawasaki, H. et al. “10K-Gate GaAs JFET Sea of Gates”,IEEE Journal of Solid-State Circuits, Oct. 1991; pp. 1367-1370, vol. 26, No. 10.
Korte, B. et al. “A Design-System for ASIC's with Macrocells”,IEEE, Euro ASIC '90; 1990; pp. 220-224.
Korte, B. et al. “Combining Partitioning and Global Routing in a Sea-of-Cells Design”,IEEE Computer-Aided Design, 1989 International Conference; pp. 98-101.
Madihian, M. et al. “Application of AlGaAs/GaAs HBT's to High-Speed CML Logic Family Fabrication”,IEEE Transactions on Electron Devices, Apr. 1989; pp. 625-631, vol. 36, No. 4.
Panner, J. et al. “A Comprehensive CAD System for High-Performance 300K-Circuit ASIC Logic Chips”,IEEE Journal of Solid-State Circuits, Mar. 1991, pp. 300-309, vol. 26, No. 3.
Perello et al. “Dependence of Spice level 3 Model Parameters with tRansistor Size”,IEEE, pp. 84-89, no date.
Shichijo, H. et al. “GaAs MESFET and Si CMOS Cointegration and Circuit Techniques”,IEEE, GaAs IC Symposium, Sep. 1988; pp. 239-242.
Stoops, E.H., Structured Marco,IBM Technical Disclosure Bulletin, Sep. 1982, vol. 25, No. 4.
USPTO Office Action mailed Sep. 3, 1996 for U.S. Appl. No. 08/543,335.
USPTO Office Action mailed Feb. 26, 1997 for U.S. Appl. No. 08/543,335.
Amendment in response to Feb. 26, 1997 Office Action mailed Mar. 19, 1997 for U.S. Appl. No. 08/543,335.
USPTO Office Action mailed Jun. 23, 1997 for U.S. Appl. No. 08/543,335.
Amendment in response to Jun. 23, 1997 Office Action mailed Aug. 6, 1997 for U.S. Appl. No. 08/543,335.
USPTO Office Action mailed Jan. 27, 1998 for U.S. Appl. No. 08/837,589.
USPTO Office Action mailed Sep. 23, 1999 for U.S. Appl. No. 08/837,589.
Amendment in response to Sep. 23, 1999 Office Action mailed Dec. 23, 1999 for U.S. Appl. No. 08/837,589.
USPTO Office Action mailed Mar. 7, 2000 for U.S. Appl. No. 08/837,589.
Amendment in response to Mar. 7, 2000 Office Action mailed Sep. 7, 2000 for U.S. Appl. No. 08/837,589.
Amendment mailed Oct. 27, 2000 for U.S. Appl. No. 08/837,589.
USPTO Office Action mailed Mar. 13, 2003 for U.S. Appl. No. 09/703,948.
Amendment in response to Mar. 13, 2003 Office Action mailed May 12, 2003 for U.S. Appl. No. 09/703,948.
USPTO Office Action mailed May 30, 2002 for U.S. Appl. No. 09/704,115.
Amendment in response to May 30, 2002 Office Action mailed Jul. 12, 2002 for U.S. Appl. No. 09/704,115.
USPTO Office Action mailed Sep. 18, 2002 for U.S. Appl. No. 09/704,115.
USPTO Office Action mailed Oct. 18, 2002 for U.S. Appl. No. 09/704,115.
Amendment in response to Oct. 18, 2002 Office Action mailed Jan. 16, 2003 for U.S. Appl. No. 09/704,115.
USPTO Office Action mailed Feb. 2, 2002 for U.S. Appl. No. 09/703,767.
Amendment in response to Feb. 2, 2002 Office Action mailed May 24, 2002 for U.S. Appl. No. 09/703,767.
USPTO Office Action mailed Sep. 26, 2003 for U.S. Appl. No. 10/125,925.
Amendment in response to Sep. 26, 2003 Office Action mailed Oct. 13, 2003 for U.S. Appl. No. 10/125,925.
USPTO Office Action mailed Jan. 9, 2004 for U.S. Appl. No. 10/125,925.
Amendment in response to Jan. 9, 2004 Office Action mailed Mar. 8, 2004 for U.S. Appl. No. 10/125,925.
Magna-Chip Semiconductor, Ltd.
Siek Vuthe
Townsend and Townsend / and Crew LLP
LandOfFree
Sea-of-cells array of transistors does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Sea-of-cells array of transistors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Sea-of-cells array of transistors will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3900388