Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-02-13
2007-02-13
Lin, Sun James (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000
Reexamination Certificate
active
10863122
ABSTRACT:
A computer-aided design tool for automatically generating a layout for an electronic device to be formed by a set of objects implemented within an integrated circuit, receives input from a user defining a device template specifying shapes, dimensions and relative positions within the layout of the objects forming the device. Some of the object dimensions and/or relative positions are specified as functions of values of input parameters to be supplied by the user. When the user supplies the input parameters, the CAD tool evaluates the functions to determine the object dimensions and/or positions that are functions of the input parameters and then generates a layout for the electronic device wherein object shapes, dimensions and relative positions are as specified in the device template and consistent with the function evaluations. The device template may also include instructions for modifying the layout, for example, indicating that copies of an object are to form an array in the layout, that copies of one object are to fill another object, that an object is to be added to the layout having a shape that is a Boolean function of other objects, and that objects are to be added to or removed from the layout.
REFERENCES:
patent: 5620916 (1997-04-01), Eden et al.
patent: 5625568 (1997-04-01), Edwards et al.
patent: 6064806 (2000-05-01), Lakos et al.
patent: 6341366 (2002-01-01), Wang et al.
patent: 6457163 (2002-09-01), Yang
patent: 6480995 (2002-11-01), Schmidt et al.
patent: 6523162 (2003-02-01), Agrawal et al.
patent: 2004/0054659 (2004-03-01), McIntyre
Chang Min-Wen
Lin Chia-Chi
Wang Ju-Chian
Bedell Daniel J.
Lin Sun James
Smith-Hill and Bedell
SpringSoft, Inc.
LandOfFree
Scripted, hierarchical template-based IC physical layout system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Scripted, hierarchical template-based IC physical layout system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Scripted, hierarchical template-based IC physical layout system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3847301