Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
2005-07-19
2005-07-19
Portka, Gary (Department: 2188)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
C711S137000, C712S245000
Reexamination Certificate
active
06920530
ABSTRACT:
A method and system for storing instructions retrieved from memory in a memory cache to provide said instructions to a processor. First a new instruction is received from the memory. The system then determines whether the new instruction is a start of a basic block of instructions. If the new instruction is the start of a basic block of instructions, the system determines whether the basic block of instructions is stored in the memory cache responsive. If the basic block of instructions is not stored in the memory cache, the system retrieves the basic block of instructions for the new instruction from the memory. The system then stores the basic block of instructions in a buffer. The system then predicts a next basic block of instructions needed by the processor from the basic block of instructions. The system determines whether the next block of instructions is stored in the cache memory and retrieves the next basic block of instructions from the memory if the next block of instructions is not stored in memory.
REFERENCES:
patent: 5623608 (1997-04-01), Ng
patent: 5950009 (1999-09-01), Bortnikov et al.
Portka Gary
Sun Microsystems Inc.
LandOfFree
Scheme for reordering instructions via an instruction... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Scheme for reordering instructions via an instruction..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Scheme for reordering instructions via an instruction... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3429518