Electrical computers and digital processing systems: processing – Processing control – Processing control for data transfer
Reexamination Certificate
2007-04-17
2009-11-10
Kim, Kenneth S (Department: 2111)
Electrical computers and digital processing systems: processing
Processing control
Processing control for data transfer
C710S017000, C710S058000, C712S038000
Reexamination Certificate
active
07617386
ABSTRACT:
A processor has an interface portion and an interior environment. The interface portion comprises: at least one port arranged to receive a current time value; a first register associated with the port and arranged to store a trigger time value; and comparison logic configured to detect whether the current time value matches the trigger time value and, provided that said match is detected, to transfer data between the port and an external environment and alter a ready signal to indicate the transfer. The internal environment comprises: an execution unit for transferring data between the at least one port and the internal environment; and a thread scheduler for scheduling a plurality of threads for execution by the execution unit, each thread comprising a sequence of instructions. The scheduling includes scheduling one or more of said threads for execution in dependence on the ready signal.
REFERENCES:
patent: 5353435 (1994-10-01), Kitagawa et al.
patent: RE39103 (2006-05-01), Sterne et al.
patent: 7380248 (2008-05-01), Isenberg et al.
patent: 2003/0048787 (2003-03-01), Glaise et al.
patent: 2006/0168429 (2006-07-01), Short et al.
Muller M., “ARM6: A High Performance Low Power Consumption Macrocell” Compcon Spring '93 Digest of Papers. San Francisco, CA, USA, Feb. 22, 1993, pp. 80-87. XP010094871.
Gerndt R., et al., “An Event-driven Multi-Treading Architecture For Embedded Systems” Hardware/Software Codesign, 1997., Los Alamitos, CA USA, IEEE Comput. Soc, Mar. 24, 1997, pp. 29-33. XP010218613.
International Search Report and Written Opinion of the International Searching Authority, dated Oct. 6, 2008.
Dixon Alastair
Hedinger Peter
May Michael David
Kim Kenneth S
Sughrue & Mion, PLLC
XMOS Limited
LandOfFree
Scheduling thread upon ready signal set when port transfers... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Scheduling thread upon ready signal set when port transfers..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Scheduling thread upon ready signal set when port transfers... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4065877