Electrical computers and digital processing systems: processing – Processing control – Context preserving (e.g. – context swapping – checkpointing,...
Patent
1997-06-03
1999-10-19
Vu, Viet D.
Electrical computers and digital processing systems: processing
Processing control
Context preserving (e.g., context swapping, checkpointing,...
714 15, 714 20, G06F 1114
Patent
active
059681683
ABSTRACT:
An identifier of a process, which is designed in advance to be executed only before a check point, is recorded on a delay process recording table, while an identifier of a process (check point process) exclusively for picking up a check point is recorded on a delay process recording table. A process queuing unit queues the process recorded on the delay process recording table to a delay executable queue, and queues the other processes to an executable queue. A process selecting unit selects and schedules one of the processes stored in the executable queue. Referring to the check point process recording table, it is determined whether the selected process is a check point process. If it is, all the processes stored in the delay executable queue are scheduled immediately before the check point process. Thus, an influence of delay in processing necessary for securing the matching of the system can be minimized.
REFERENCES:
patent: 5185861 (1993-02-01), Valencia
patent: 5261053 (1993-11-01), Valencia
patent: 5418916 (1995-05-01), Hall et al.
patent: 5561795 (1996-10-01), Sarkar
patent: 5574902 (1996-11-01), Josten et al.
patent: 5752268 (1998-05-01), Shimizu et al.
patent: 5787243 (1998-07-01), Stiffler
Kabushiki Kaisha Toshiba
Vu Viet D.
LandOfFree
Scheduler reducing cache failures after check points in a comput does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Scheduler reducing cache failures after check points in a comput, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Scheduler reducing cache failures after check points in a comput will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2050067