Error detection/correction and fault detection/recovery – Pulse or data error handling – Memory testing
Reexamination Certificate
2011-01-04
2011-01-04
Gaffin, Jeffrey A (Department: 2117)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Memory testing
C714S733000
Reexamination Certificate
active
07865786
ABSTRACT:
A system for at-functional-clock-speed continuous scan array built-in self testing (ABIST) of multiport memory is disclosed. During ABIST testing, functional addressing latches from a first port are used as shadow latches for a second port's addressing latches. The arrangement reduces the amount of test-only hardware on a chip and reduces the need to write complex testing software. Higher level functions may be inserted between the shadow latches and the addressing latches to automatically provide functions such as inversions.
REFERENCES:
patent: 5138619 (1992-08-01), Fasang et al.
patent: 5535164 (1996-07-01), Adams et al.
patent: 5579322 (1996-11-01), Onodera
patent: 5610926 (1997-03-01), Marris
patent: 5742557 (1998-04-01), Gibbins et al.
patent: 5796745 (1998-08-01), Adams et al.
patent: 5805486 (1998-09-01), Sharangpani
patent: 6070256 (2000-05-01), Wu et al.
patent: 6205138 (2001-03-01), Nihal et al.
patent: 6288969 (2001-09-01), Gibbins et al.
patent: 6360342 (2002-03-01), Lee et al.
patent: 6480980 (2002-11-01), Koe
patent: 6510530 (2003-01-01), Wu et al.
patent: 6668347 (2003-12-01), Babella et al.
patent: 6671842 (2003-12-01), Phan et al.
patent: 6675336 (2004-01-01), Thakur et al.
patent: 6681358 (2004-01-01), Karimi et al.
patent: 6826732 (2004-11-01), Hunt et al.
patent: 7506225 (2009-03-01), Gerowitz et al.
patent: 2005/0165572 (2005-07-01), Holt et al.
patent: 10083698 (1998-03-01), None
Gerowitz Robert Glen
Tsuchiya Kenichi
Gaffin Jeffrey A
Gandhi Dipakkumar
International Business Machines - Corporation
Winstead P.C.
LandOfFree
Scanned memory testing of multi-port memory arrays does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Scanned memory testing of multi-port memory arrays, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Scanned memory testing of multi-port memory arrays will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2620445