Scannable last-in-first-out register stack

Details Scannable last-in-first-out register stack Scannable last-in-first-out register stack

1995-04-12

1997-07-15

Chan, Eddie P.

Excavating

395436, 39518306, 371 223, G06F 1300, G06F 1100

Patent

active

056491506

ABSTRACT:
A scannable LIFO register stack in which registers are arranged in a stack with each register having a number of bit locations. Each register is in communication with an adjacent register located above and below it. In particular, each bit location in a register within the stack located between the top and the bottom register is in communication with a corresponding bit location in an adjacent register located above the register and a corresponding bit location in an adjacent register located below the register. Except for the last bit, each bit location in the top register has a connection to an offset bit location in the bottom register. Shifting a bit of data from a bit location in the top register to the offset bit location in the bottom register results in the bit being shifted to the right by one bit location according to the present invention. The last bit location in the top register has an output that is used as a scan output. The first bit location in the bottom register has an input used as a scan input.

REFERENCES:
patent: 3971920 (1976-07-01), Johnson
patent: 3972034 (1976-07-01), Derickson, III et al.
patent: 4305138 (1981-12-01), Dakovski et al.
patent: 5396236 (1995-03-01), Ueda

Affiliated with

Also associated with

Rating

Scannable last-in-first-out register stack does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Scannable last-in-first-out register stack, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Scannable last-in-first-out register stack will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1499510