Scan insertion with bypass login in an IC design

Details Scan insertion with bypass login in an IC design Scan insertion with bypass login in an IC design

2005-12-06

2005-12-06

Dinh, Paul (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000

Reexamination Certificate

active

06973631

ABSTRACT:
A computer implemented process of inserting enhanced scan bypass in relation to a bypassed block in an integrated circuit design comprising: receiving an HDL description of the circuit design; wherein the HDL description includes a port specification HDL instruction that specifies port properties of a bypassed block; wherein the HDL description includes an enhanced bypass HDL instruction that specifies how many scan cells to provide per port of the bypassed block in a scan bypass circuit that bypasses the bypassed block; wherein the bypass HDL instruction includes a user-selectable option of at least zero or one or two scan cells per port; in response to the specification HDL instruction and the enhanced bypass HDL instruction, automatically generating a netlist portion that includes scan a bypass circuit that bypasses the bypassed block and that includes the specified number of scan cells per port.

REFERENCES:
patent: 5337321 (1994-08-01), Ozaki
patent: 5504756 (1996-04-01), Kim et al.
patent: 5592493 (1997-01-01), Crouch et al.
patent: 5661733 (1997-08-01), Schoessow
patent: 5696771 (1997-12-01), Beausang et al.
patent: 5703789 (1997-12-01), Beausang et al.
patent: 5717702 (1998-02-01), Stokes et al.
patent: 5828579 (1998-10-01), Beausang
patent: 5831868 (1998-11-01), Beausang et al.
patent: 5903466 (1999-05-01), Beausang et al.
patent: 5943490 (1999-08-01), Sample
patent: 5949692 (1999-09-01), Beausang et al.
patent: 6012155 (2000-01-01), Beausang et al.
patent: 6067650 (2000-05-01), Beausang et al.
patent: 6088823 (2000-07-01), Ayres et al.
patent: 6106568 (2000-08-01), Beausang et al.
patent: 6141790 (2000-10-01), Beausang et al.
patent: 6195776 (2001-02-01), Ruiz et al.
patent: 6269463 (2001-07-01), Duggirala et al.
patent: 6393592 (2002-05-01), Peeters et al.
patent: 6405355 (2002-06-01), Duggirala et al.
patent: 6415426 (2002-07-01), Chang et al.
patent: 6434733 (2002-08-01), Duggirala et al.
patent: 6539520 (2003-03-01), Tiong et al.
“Scan Testability Guidelines”, Atmel, Rev. 1312A-12/99, pp. 15-21.

Affiliated with

Also associated with

Rating

Scan insertion with bypass login in an IC design does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Scan insertion with bypass login in an IC design, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Scan insertion with bypass login in an IC design will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3476439