Scan insertion testing of ASICs

Electrical computers and digital processing systems: support – Multiple computer communication using cryptography – Protection at a particular protocol layer

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C710S005000, C375S224000

Reexamination Certificate

active

06988207

ABSTRACT:
A circuit that uses a bi-directional buffer as follows: First a tri-state output buffer is connected to a functional clock and a bi-directional port is connected to a test clock. The bi-directional buffer is configured to receive control signals to selectively block and unblock the tri-state output port connected to the functional clock. In addition, the bi-directional port connected to a test clock is connected to the internal logic of the device. When the tri-state output buffer connected to the functional clock is blocked, the test clock transmits a clock signal to the internal logic of the device. When the tri-state output buffer connected to the functional clock is unblocked, the functional clock transmits a clock signal to the internal logic of the device.

REFERENCES:
patent: 3986046 (1976-10-01), Wunner
patent: 5227672 (1993-07-01), Sawtell
patent: 5329529 (1994-07-01), Murphy et al.
patent: 5982815 (1999-11-01), Ramirez
patent: 6208621 (2001-03-01), Ducaroir et al.
patent: 6804725 (2004-10-01), Whetsel
Technical Publication, “Designs with Multiple Clock Domains: Avoiding Clock Skew and Reducing Pattern Count Using DFTAdvisor™ and FastScan™”, Mentor Graphics Corporation, Mar., 2001.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Scan insertion testing of ASICs does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Scan insertion testing of ASICs, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Scan insertion testing of ASICs will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3591714

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.