Scan chain verification using symbolic simulation

Details Scan chain verification using symbolic simulation Scan chain verification using symbolic simulation

2006-05-30

2006-05-30

Dinh, Paul (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000

Reexamination Certificate

active

07055118

ABSTRACT:
A method and apparatus for improved formal scan chain equivalence checking to verify the operation of components in a VLSI integrated circuit is described in connection with using symbolic simulation for verification of scan chain equivalency between different modeling representations of a circuit-under-test. The present invention enhances previous techniques by loading each scannable state-element in the circuit design with a symbolic expression that characterizes the logical location of the element and performing a scan shift operation to verify the contents of each scannable state-element at the scan-out and other primary output pins of the design.

REFERENCES:
patent: 5084824 (1992-01-01), Lam et al.
patent: 6134689 (2000-10-01), Mateja et al.
patent: 6327687 (2001-12-01), Rajski et al.
patent: 6574762 (2003-06-01), Karimi et al.
patent: 6631470 (2003-10-01), Chang et al.
patent: 6634012 (2003-10-01), Zhong et al.
patent: 2002/0053057 (2002-05-01), Rajski et al.
patent: 2002/0073380 (2002-06-01), Cooke et al.
patent: 2002/0176288 (2002-11-01), Nozuyama
patent: 2003/0023941 (2003-01-01), Wang et al.
patent: 2003/0065996 (2003-04-01), Shimada et al.
patent: 2003/0131298 (2003-07-01), Rajski et al.
patent: 2003/0204802 (2003-10-01), Sim
patent: 2004/0015800 (2004-01-01), Zhong et al.
Takahashi, Tsuyoshi, et al., “Design Flow and Design Environment for System LSIs,” Hitachi Review vol. 48 (1999) No. 2, pp. 87-93.
Kurup, Pran, et al., “Mastering HDL for formula verification,” Electronics Engineer, May 1999.
http://www.stridge.com/Stridge—articles/atpg—oview.html, “Memory ATPG Modeling and Validation Process”.
http://www.synopsys.com/products/acmgr/innlo/, “Former InnoLogic Systems Products”.
http://www.synopsys.com/products/acmgr/innlo/espcv.html, “ESP-CV”.
http://www.synopsys.com/products/acmgr/innlo/esplv.html, “ESP-LV”.
http://www.synopsys.com/products/acmgr/innlo/espbv.html, “ESP-BV”.
http://www.synopsys.com/product/acmgr/innlo/ckt.html, “CKT”.
http://www.synopsys.com/product/acmgr/innlo/casestudy/suncase.html, “Case Study”.

Affiliated with

Also associated with

Rating

Scan chain verification using symbolic simulation does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Scan chain verification using symbolic simulation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Scan chain verification using symbolic simulation will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3636278