Scalable processor to processor and processor to I/O interconnec

Details Scalable processor to processor and processor to I/O interconnec Scalable processor to processor and processor to I/O interconnec

1994-01-14

1997-01-28

Olms, Douglas W.

Multiplex communications

Pathfinding or routing

370388, 370380, 39520001, 395312, 395800, H04Q 1100

Patent

active

055984088

ABSTRACT:
A massively parallel computer system is disclosed having a global router network in which pipeline registers are spatially distributed to increase the messaging speed of the global router network. The global router network includes an expansion tap for processor to I/O messaging so that I/O messaging bandwidth matches interprocessor messaging bandwidth. A route-opening message packet includes protocol bits which are treated homogeneously with steering bits. The route-opening packet further includes redundant address bits for imparting a multiple-crossbars personality to router chips within the global router network. A structure and method for spatially supporting the processors of the massively parallel system and the global router network are also disclosed.

REFERENCES:
patent: 3800289 (1974-03-01), Batcher
patent: 3812467 (1974-05-01), Batcher
patent: 3863233 (1975-01-01), Eddey et al.
patent: 3936806 (1976-02-01), Batcher
patent: 3987419 (1976-10-01), Morrill et al.
patent: 4314349 (1982-02-01), Batcher
patent: 4316244 (1982-02-01), Grondalski
patent: 4447877 (1984-05-01), Grondalski
patent: 4462073 (1984-07-01), Grondalski
patent: 4598400 (1986-07-01), Hillis
patent: 4709327 (1987-11-01), Hillis et al.
patent: 4773038 (1988-09-01), Hillis et al.
patent: 4791641 (1988-12-01), Hillis
patent: 4797882 (1989-01-01), Maxemchuk
patent: 4805091 (1989-02-01), Thiel et al.
patent: 4805173 (1989-02-01), Hillis et al.
patent: 4827403 (1989-05-01), Steele, Jr. et al.
patent: 4890281 (1989-12-01), Balboni et al.
patent: 4893303 (1990-01-01), Nakamura
patent: 4920484 (1990-04-01), Ranade
patent: 4922486 (1990-05-01), Lidinsky et al.
patent: 4974224 (1990-11-01), Boone
patent: 4979165 (1990-12-01), Dighe et al.
patent: 4983962 (1991-01-01), Hammerstrom
patent: 4984235 (1991-01-01), Hillis et al.
patent: 4985832 (1991-01-01), Grondalski
patent: 5001702 (1991-03-01), Teraslinna et al.
patent: 5031139 (1991-07-01), Sinclair
patent: 5113523 (1992-05-01), Colley et al.
patent: 5175733 (1992-12-01), Nugent
patent: 5367518 (1994-11-01), Newman
Comcon 90 26 Feb. 1990 pp. 25-28 XP146161 John R. Nickolls "The design of the MP-1 architecture: A cost effective massively parallel computer" * the whole document * .
Globecom "84 vol. 1/3, 26 Nov. 1984, Atlanta Georgia", US pp. 114-120 Daniel M. Dias Packet switching in N logN multistage networks * the whole document * .
Proceedings of the 1986 International Conference on Parallel 19 Aug. 1986 pp. 208-215 Mark A. Franklin "On designing interconnection networks for multiprocessors" * the whole document * .
COMCON 90 26 Feb. 1990 pp. 20-24 XP146160 Tom Blank "The MASPAR MP-1 architecture" * the whole document * .
"Eight Thousand Heads Are Better", New Developments, High Technology Business, Sep./Oct. 1989, p. 6.
An Interconnection Scheme For A Tightly Coupled Massively Paralled Computer Network, J. D. Harris and H.E.T. Connell, 1985, IEEE.

Affiliated with

Also associated with

Rating

Scalable processor to processor and processor to I/O interconnec does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Scalable processor to processor and processor to I/O interconnec, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Scalable processor to processor and processor to I/O interconnec will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-945844