Electrical computers and digital data processing systems: input/ – Input/output data processing – Input/output access regulation
Reexamination Certificate
2011-03-29
2011-03-29
Shin, Christopher B (Department: 2181)
Electrical computers and digital data processing systems: input/
Input/output data processing
Input/output access regulation
C710S316000
Reexamination Certificate
active
07917671
ABSTRACT:
A scalable port controller architecture supporting data streams of different speeds. In an embodiment, a port controller contains high speed receptor units and low speed receptor units, and a port routing logic connecting each external device (on corresponding port) to one of the receptors according to various registers. The port routing logic may connect an external device to one of the receptors, which determines the data rate at which data on a corresponding virtual connection from the external device is being received/sent. If the receptor does not have sufficient capacity (based on the data rate) to communicate with the external device, the connection is moved to other receptors, potentially in another control unit.
REFERENCES:
patent: 4524440 (1985-06-01), Orsic
patent: RE32900 (1989-04-01), Orsic
patent: 5453983 (1995-09-01), O'Connell et al.
patent: 5634069 (1997-05-01), Hicok et al.
patent: 5703883 (1997-12-01), Chen
patent: 5754957 (1998-05-01), Khan
patent: 5875190 (1999-02-01), Law
patent: 6005863 (1999-12-01), Deng et al.
patent: 6023732 (2000-02-01), Moh et al.
patent: 6088822 (2000-07-01), Warren
patent: 6199150 (2001-03-01), Yoshikawa
patent: 6351725 (2002-02-01), Willis et al.
patent: 6480488 (2002-11-01), Huang
patent: 6526535 (2003-02-01), Warren
patent: 6715023 (2004-03-01), Abu-Lebdeh et al.
patent: 6724759 (2004-04-01), Chang et al.
patent: 6738881 (2004-05-01), Ollivier et al.
patent: 6741575 (2004-05-01), Zhang et al.
patent: 6924953 (2005-08-01), Fish et al.
patent: 7039771 (2006-05-01), Spaur et al.
patent: 7050859 (2006-05-01), Govindaraj et al.
patent: 7151893 (2006-12-01), Hayashi et al.
patent: 7421518 (2008-09-01), Toda
patent: 7441056 (2008-10-01), Lee
patent: 7457311 (2008-11-01), Hall
patent: 7468975 (2008-12-01), Davis
patent: 2006/0187837 (2006-08-01), Warren et al.
patent: 2006/0282567 (2006-12-01), Bhesania et al.
patent: 2006/0288131 (2006-12-01), Lee
patent: 2008/0320186 (2008-12-01), Lee
Chapman Robert
Chilukoor Muralidharan Soundararajan
Overby Mark Alan
Ranjan Suyash
Nvidia Corporation
Shin Christopher B
LandOfFree
Scalable port controller architecture supporting data... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Scalable port controller architecture supporting data..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Scalable port controller architecture supporting data... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2746833