Electrical computers and digital data processing systems: input/ – Input/output data processing – Peripheral monitoring
Reexamination Certificate
2005-02-15
2005-02-15
Perveen, Rehana (Department: 2116)
Electrical computers and digital data processing systems: input/
Input/output data processing
Peripheral monitoring
C710S018000, C710S107000, C710S110000, C702S182000, C702S186000
Reexamination Certificate
active
06857029
ABSTRACT:
A bus performance monitoring mechanism for systems on a chip (SOC) is disclosed. The system comprises a muxing logic adapted to be coupled to a plurality of master devices, a plurality of slave devices, a plurality of generic signals and a plurality of control signals. The monitoring mechanism includes a plurality of control registers coupled to the muxing logic to allow for the selection of master, slave, generic and pipeline stage events to be counted. Finally, the monitoring mechanism includes synchronizing logic coupled to the plurality of registers for providing and receiving synchronizing signals to and from the monitors coupled thereto to allow for scalability. The scalable on-chip bus performance monitoring system in accordance with the present invention performs on-chip bus monitoring within a SOC implementation, while eliminating the pitfalls as described above. Through a minimalistic design approach, scalability is easily accomplished through the concept of using multiple monitor instances of these monitoring mechanisms within an SOC design while maintaining synchronization among them. Should an SOC design increase in size, scalability is achieved by simply adding additional monitor instance(s). The multiple monitor instances could then be connected in a “lego-like” fashion, allowing each to operate independently, or concurrently with one another via a scalable synchronization technique. For these designs where multiple monitor instances may be required, this enhances wireability by allowing the SOC designer to scatter the monitor instance locations virtually anywhere within the smaller areas of unused chip space, and simply wire the synchronization signals among the monitor instances to allow for synchronous operation.
REFERENCES:
patent: 5590284 (1996-12-01), Crosetto
patent: 5819053 (1998-10-01), Goodrum et al.
patent: 5861882 (1999-01-01), Sprenger et al.
patent: 5883814 (1999-03-01), Luk et al.
patent: 5905738 (1999-05-01), Whetsel
patent: 6122690 (2000-09-01), Nannetti et al.
patent: 6477140 (2002-11-01), Uda et al.
patent: 6496890 (2002-12-01), Azevedo et al.
patent: 6587905 (2003-07-01), Correale et al.
patent: 6629170 (2003-09-01), Davidson et al.
patent: 000476653 (1992-03-01), None
patent: 00148697 (2000-05-01), None
Research Disclosure Journal #34478, ISSN 0374-4353, Dec. 1992, (Database #344078).
Ganasan Jaya Prakash Subramaniam
Harvin, III Adger Erik
Hofmann Richard Gerard
Remaklus, Jr. Perry Willmann
International Business Machines - Corporation
Perveen Rehana
Reid Scott W.
Sawyer Law Group LLP
LandOfFree
Scalable on-chip bus performance monitoring synchronization... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Scalable on-chip bus performance monitoring synchronization..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Scalable on-chip bus performance monitoring synchronization... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3509783