Scalable multistage interconnection network architecture and met

Details Scalable multistage interconnection network architecture and met Scalable multistage interconnection network architecture and met

1997-12-31

2000-04-11

Olms, Douglas W.

Multiplex communications

Pathfinding or routing

Through a circuit switch

370389, H04L 1250, H04L 1228, H04L 1256, H04Q 1100

Patent

active

060495421

ABSTRACT:
There is disclosed a scalable switch fabric architecture comprising: 1) an input switching stage having N inputs and N outputs operable to connect selected ones of the N inputs to selected ones of the N outputs; 2) an output switching stage having M inputs and M outputs operable to connect selected ones of the M inputs to selected ones of the M outputs; 3) a multiplexer stage having a plurality of W-bit input channels and a W-bit output channel, wherein the output channel is coupled to the M inputs of the output switching stage; and 4) a removable core switching stage having N inputs adapted for coupling to the N outputs of the input switching stage and having M outputs adapted for coupling to a first input channel of the multiplexer stage.

REFERENCES:
patent: 4989022 (1991-01-01), Hwang et al.
patent: 5467347 (1995-11-01), Petersen
patent: 5696761 (1997-12-01), Kos et al.

Affiliated with

Also associated with

Rating

Scalable multistage interconnection network architecture and met does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Scalable multistage interconnection network architecture and met, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Scalable multistage interconnection network architecture and met will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1182051