Electrical computers and digital data processing systems: input/ – Input/output data processing – Input/output data buffering
Reexamination Certificate
2011-08-02
2011-08-02
Tseng, Cheng-Yuan (Department: 2184)
Electrical computers and digital data processing systems: input/
Input/output data processing
Input/output data buffering
C370S413000, C370S386000
Reexamination Certificate
active
07991926
ABSTRACT:
Packets or cells of variable lengths arriving at a multitude of input ports of a crossbar switch are stored in the input buffers associated with the input ports. Each input buffer includes a number of banks defined by a ratio of a preselected size to the smallest packet size. Each bank is configured to store a packet having the smallest size. The packets so stored in the buffers are subsequently transferred and stored in a memory shared by all the input and output buffers. The packets are stored along the depth of the shared memory, therefore, during each packet transmission period, a portion of each one of the packets is transferred and stored in the same addressable storage location of the share memory. Each portion includes one or more bits carried by the packet.
REFERENCES:
patent: 5361255 (1994-11-01), Diaz et al.
patent: 5623698 (1997-04-01), Stephenson et al.
patent: 5953318 (1999-09-01), Nattkemper et al.
patent: 6351466 (2002-02-01), Prabhakar et al.
patent: 6487171 (2002-11-01), Honig et al.
patent: 6563837 (2003-05-01), Krishna et al.
patent: 6574232 (2003-06-01), Honig et al.
patent: 6611879 (2003-08-01), Dobecki
patent: 6687246 (2004-02-01), Wolrich et al.
patent: 6724759 (2004-04-01), Chang et al.
patent: 6804731 (2004-10-01), Chang et al.
patent: 6907001 (2005-06-01), Nakayama et al.
patent: 7058751 (2006-06-01), Kawarai et al.
patent: 7123623 (2006-10-01), Sharma et al.
patent: 7154885 (2006-12-01), Nong
patent: 7167480 (2007-01-01), Somashekhar
patent: 7206325 (2007-04-01), Nong
patent: 7212525 (2007-05-01), Moriwaki et al.
patent: 7254139 (2007-08-01), Benayoun et al.
patent: 7283520 (2007-10-01), Liao et al.
patent: 7397808 (2008-07-01), Lee et al.
patent: 7454536 (2008-11-01), Walton et al.
patent: 7467238 (2008-12-01), Hosoya et al.
patent: 7477639 (2009-01-01), Shimizu et al.
patent: 7602720 (2009-10-01), Bergamasco et al.
patent: 7852829 (2010-12-01), Chao et al.
patent: 2004/0090964 (2004-05-01), Reed et al.
patent: 2004/0165887 (2004-08-01), Beshai
patent: 2005/0285938 (2005-12-01), Suzuki et al.
patent: 2006/0039370 (2006-02-01), Rosen et al.
patent: 2006/0120379 (2006-06-01), Beshai
patent: 2006/0221945 (2006-10-01), Chin et al.
patent: 2006/0256793 (2006-11-01), Swartzentruber et al.
Denzel et al., “A Highly Modular Packet Switch for GB/S Rates.” IBM Research Division, Zurich Research Laboratory, 8803 Ruschlikon, Switzerland, International Switching Symposium, Oct. 25-30, 1992, pp. 236-240.
MS Knowledge Base, “The Default Cluster Size for the NTFS and FAT File Systems”, originally published under Q314878, Microsoft, Jan. 31, 2002. http://support.microsoft.com/kb/314878.
Stallings, William. “Computer Organization and Architecture: Designing for Performance”. 2000. Prentice Hall. 5th Edition, pp. 208-209.
Denzel et al., “A Highly Modular Packet Switch for GB/S Rates,” IBM Research Division, Zurich Research Laboratory, 8803 Ruschlikon, Switzerland, International Switching Symposium, Oct. 25-30, 1992, pp. 236-240.
Denzel, W.E. et al., “A Highly Modular Packet Switch for GB/S Rates,” ISS 2:236-240 (1992).
Marvell Israel (M.I.S.L) Ltd.
Tseng Cheng-Yuan
LandOfFree
Scalable memory architecture for high speed crossbars using... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Scalable memory architecture for high speed crossbars using..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Scalable memory architecture for high speed crossbars using... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2642474