Scalable hierarchial memory structure for high data bandwidth ra

Details Scalable hierarchial memory structure for high data bandwidth ra Scalable hierarchial memory structure for high data bandwidth ra

1996-06-28

1999-08-10

Bragdon, Reginald G.

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

395308, 39518204, 395891, 711113, G06F 1338, G06F 1208

Patent

active

059371749

ABSTRACT:
A cache memory control architecture within a RAID storage subsystem which simplifies the migration and porting of existing ("legacy") control methods and structures to newer high performance cache memory designs. A centralized high speed cache memory is controlled by a main memory controller circuit. One or more bus bridge circuits adapt the signals from the bus architecture used by the legacy systems to the high speed cache memory. The bus bridge circuits each adapt, for example, a PCI bus used for a particular cache access purpose to the signal standards of an intermediate shared memory bus. The main memory controller circuit adapts the signals applied to the intermediate shared memory bus to the high speed cache memory bus. The hierarchical bus architecture permits older "legacy" control methods and structures to be easily adapted to newer cache memory architectures. In addition, the centralized high speed cache memory and associated legacy system busses serve to distribute the load of cache memory access over simultaneously operable busses. The cache memory architecture of the present invention therefore permits rapid porting and re-usability of older "legacy" control methods and structures while permitting the overall cache memory performance to be scaled up to higher bandwidth demands of modern RAID subsystems.

REFERENCES:
patent: 4965723 (1990-10-01), Kirk et al.
patent: 5083260 (1992-01-01), Tsuchiya
patent: 5113369 (1992-05-01), Kinoshita
patent: 5257391 (1993-10-01), DuLac et al.
patent: 5263139 (1993-11-01), Testa et al.
patent: 5301281 (1994-04-01), Kennedy
patent: 5333277 (1994-07-01), Searls
patent: 5345565 (1994-09-01), Jibbe et al.
patent: 5353415 (1994-10-01), Wolford et al.
patent: 5379384 (1995-01-01), Solomon
patent: 5392407 (1995-02-01), Heil et al.
patent: 5394528 (1995-02-01), Kobayashi et al.
patent: 5396602 (1995-03-01), Amini et al.
patent: 5522050 (1996-05-01), Amini et al.
patent: 5533204 (1996-07-01), Tipley
patent: 5548730 (1996-08-01), Young et al.
patent: 5557758 (1996-09-01), Bland et al.
patent: 5559968 (1996-09-01), Stancil et al.
patent: 5560022 (1996-09-01), Dunstan et al.
patent: 5574937 (1996-11-01), Narain
patent: 5581714 (1996-12-01), Amini et al.
patent: 5586268 (1996-12-01), Chen et al.
patent: 5590377 (1996-12-01), Amith
patent: 5594882 (1997-01-01), Bell
patent: 5608876 (1997-03-01), Cohen et al.
patent: 5631912 (1997-05-01), Mote, Jr.
patent: 5632021 (1997-05-01), Jennings et al.
patent: 5634033 (1997-05-01), Stewart et al.
patent: 5644470 (1997-07-01), Benedict et al.
patent: 5664122 (1997-09-01), Rabe et al.
"PCI Local Bus Specification Revision 2.1"; PCI Special Interest Group, Jun. 1, 1995, p. 4.
A Case for Redundant Arrays of Inexpensive Disks (RAID); David A. Patterson et al.; Dec. 1987; pp. 1-24.
IBM Technical Disclosure Bulletin; Method for Improving Peripheral Component Interconnect Bus Bandwidth for Systems with Limited Prefetch; vol. 40 No. 01; Jan., 1997; pp. 23-25.
EDN-Electrical Design News, vol. 40, No. 13, Jun. 22, 1995, MA, US, pp. 16 & 18; Intel i960JF Integrates PCI Interface.
Proceedings of the IEEE International Conference on Computer Design: VLSI in Computers and Processors; Oct. 10-12, 1994; Cambridge, MA, US, pp. 409-412; M.J. Garcia et al: Single Chip PCI Bridge and Memory Controller PowerPC Microprocessors.

Affiliated with

Also associated with

Rating

Scalable hierarchial memory structure for high data bandwidth ra does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Scalable hierarchial memory structure for high data bandwidth ra, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Scalable hierarchial memory structure for high data bandwidth ra will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1128720