Scalable DMA remapping on a computer bus

Details Scalable DMA remapping on a computer bus Scalable DMA remapping on a computer bus

2007-05-29

2007-05-29

Trujillo, James K. (Department: 2116)

Electrical computers and digital data processing systems: input/

Intrasystem connection

Bus interface architecture

C710S026000

Reexamination Certificate

active

11142514

ABSTRACT:
A system for addressing bus components comprises a bus controller component that controls access between a CPU and a memory address space. A plurality of bus components connected to said bus controller over a bus are addressable via a memory mapped address within the address space. An address translation table is stored on at least one of the plurality of bus components. The bus translation table stores a translation between a virtual address and a real address.

REFERENCES:
patent: 5329629 (1994-07-01), Horst et al.
patent: 5561780 (1996-10-01), Glew et al.
patent: 6029224 (2000-02-01), Asthana et al.
patent: 6449714 (2002-09-01), Sinharoy
patent: 6851036 (2005-02-01), Toda et al.
patent: 2004/0160835 (2004-08-01), Altman et al.
patent: 2005/0273574 (2005-12-01), Lin

Affiliated with

Also associated with

Rating

Scalable DMA remapping on a computer bus does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Scalable DMA remapping on a computer bus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Scalable DMA remapping on a computer bus will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3736780