Scalable directory based cache coherence protocol

Details Scalable directory based cache coherence protocol Scalable directory based cache coherence protocol

2005-07-12

2005-07-12

Kim, Matthew (Department: 2186)

Electrical computers and digital processing systems: memory

Storage accessing and control

Shared memory area

C711S147000, C711S156000, C711S144000

Reexamination Certificate

active

06918015

ABSTRACT:
A system and method is disclosed to maintain the coherence of shared data in cache and memory contained in the nodes of a multiprocessing computer system. The distributed multiprocessing computer system contains a number of processors each connected to main memory. A processor in the distributed multiprocessing computer system is identified as a Home processor for a memory block if it includes the original memory block and a coherence directory for the memory block in its main memory. An Owner processor is another processor in the multiprocessing computer system that includes a copy of the Home processor memory block in a cache connected to its main memory. Whenever an Owner processor is present for a memory block, it is the only processor in the distributed multiprocessing computer system to contain a copy of the Home processor memory block. Eviction of a memory block copy held by an Owner processor in its cache requires a write of the memory block copy to its Home and update of the corresponding coherence directory. No reads of the Home processor directory or modification of other processor cache and main memory is required. The coherence controller in each processor is able to send and receive messages out of order to maintain the coherence of the shared data in cache and main memory. If an out of order message causes an incorrect next program state, the coherence controller is able to restore the prior correct saved program state and resume execution.

REFERENCES:
patent: 5261066 (1993-11-01), Jouppi et al.
patent: 5317718 (1994-05-01), Jouppi
patent: 5606686 (1997-02-01), Tarui et al.
patent: 5680576 (1997-10-01), Laudon
patent: 5758183 (1998-05-01), Scales
patent: 5761729 (1998-06-01), Scales
patent: 5778437 (1998-07-01), Baylor et al.
patent: 5787480 (1998-07-01), Scales et al.
patent: 5802585 (1998-09-01), Scales et al.
patent: 5809450 (1998-09-01), Chrysos et al.
patent: 5848434 (1998-12-01), Young et al.
patent: 5875151 (1999-02-01), Mick
patent: 5890201 (1999-03-01), McLellan et al.
patent: 5893931 (1999-04-01), Peng et al.
patent: 5918250 (1999-06-01), Hammond
patent: 5918251 (1999-06-01), Yamada et al.
patent: 5923872 (1999-07-01), Chrysos et al.
patent: 5937431 (1999-08-01), Kong et al.
patent: 5950228 (1999-09-01), Scales et al.
patent: 5958019 (1999-09-01), Hagersten et al.
patent: 5964867 (1999-10-01), Anderson et al.
patent: 5983325 (1999-11-01), Lewchuk
patent: 6000044 (1999-12-01), Chrysos et al.
patent: 6070227 (2000-05-01), Rokicki
patent: 6085300 (2000-07-01), Sunaga et al.
patent: 6122714 (2000-09-01), VanDoren et al.
patent: 6141692 (2000-10-01), Loewenstein et al.
patent: 6633960 (2003-10-01), Kessler et al.
patent: 6647469 (2003-11-01), Sharma et al.
patent: 2002/0053004 (2002-05-01), Pong
patent: 2002/0078304 (2002-06-01), Masri et al.
Alpha Architecture Reference Manual, Third Edition, The Alpha Architecture Committee, 1998 Digital Equipment Corporation (21 p.), in particular, pp. 3-1 through 3-15.
A Logic Design Structure For LSI Testability, E. B. Eichelberger et al., 1977 IEEE (pp. 462-468).
Direct RDRAM 256/288-Mbit (512Kχ 16/18χ32s), Preliminary Information, Document DL0060 Version 1.01 (69 p.).
Hardware Fault Containment in Scalable Shared-Memory Multiprocessors, D. Teodosiu et al., Computer Systems Laboratory, Stanford University (12 p.), 1977.
Cellular Disco: Resource Management Using Virtual Clusters On Shared-Memory Multiprocessors, K. Govil et al., 1999 ACM 1-58113-140-2/99/0012 (16 p.).
Are Your PLDs Metastable?, Cypress Semiconductor Corporation, Mar. 6, 1997 (19 p.).
Rambus RIMM Module (with 128/144Mb RDRAMs), Preliminary Information, Document DL0084 Version 1.1 (12 p.).
Direct Rambus RIMM Module Specification Version 1.0, Rambus Inc., SL-0006-100 (32 p.), 2000.
End-To-End Fault Containment In Scalable Shared-Memory Multiprocessors, D. Teodosiu, (148 p.), Jul. 2000.
Testability Features of AMD-K6 Microprocessor, R. S. Fetherston et al., Advanced Micro Devices (8 p.).

Affiliated with

Also associated with

Rating

Scalable directory based cache coherence protocol does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Scalable directory based cache coherence protocol, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Scalable directory based cache coherence protocol will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3432868