Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reexamination Certificate
2006-10-03
2006-10-03
Iqbal, Nadeem (Department: 2114)
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
C714S779000
Reexamination Certificate
active
07117396
ABSTRACT:
A firmware-based mechanism for creating, storing and retrieving variable-length records associated with error events occurring in a computer platform. The mechanism responds to error notifications by invoking a firmware-based error-handling module. The error-handling module retrieves processor-specific error information and may also interrogate the other components of the computer platform to determine their error status. Then, according to the nature of the discovered errors, the error-handling module may assemble the retrieved error information and status information into a variable-length error record, which the error-handling module may then store in a memory. On request from a processing agent, the error-handling module may retrieve a previously-stored error record and present it to the requesting agent. Thus, the invention provides a unified and standardized approach to computer error handling at the firmware level.
REFERENCES:
patent: 5483637 (1996-01-01), Winokur et al.
patent: 5539877 (1996-07-01), Winokur et al.
patent: 5740357 (1998-04-01), Gardiner et al.
patent: 5892898 (1999-04-01), Fujii et al.
patent: 6061810 (2000-05-01), Potter
patent: 6202177 (2001-03-01), Fujii
patent: 6230286 (2001-05-01), Shapiro et al.
patent: 6598179 (2003-07-01), Chirashnya et al.
patent: 2002/0073353 (2002-06-01), Fish et al.
patent: 2003/0070115 (2003-04-01), Nguyen et al.
Intel, “Itanium™ Processor Family Error Handling Guide”, Document No. 249278-001, Jan. 2001, pp. 1-1-8-7. Please note that the document is dated Jan. 2001, but was not published until Feb. 2001.
Intel, “Itanium™ Processor Family System Abstraction Layer Specification”, Document No. 245359-003, Jan. 2001, pp. 1-1-B-12. Please note that the document is dated Jan. 2001, but was not published until Feb. 2001.
Ayyar Mani
Fish Andrew J.
Kaushik Shivnandan D.
Komarla Eshwari P.
Kumar Mohan J.
Iqbal Nadeem
Kenyon & Kenyon LLP
LandOfFree
Scalable CPU error recorder does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Scalable CPU error recorder, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Scalable CPU error recorder will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3633030