Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate
2011-03-22
2011-03-22
Rinehart, Mark (Department: 2111)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus interface architecture
C710S022000, C710S110000, C710S113000, C710S310000, C375S257000, C370S276000, C370S438000, C370S395100
Reexamination Certificate
active
07913021
ABSTRACT:
A processing system is disclosed with a sending component and a receiving component connected by a bus. The bus may be configured with first and second channels. The sending component may be configured to broadcast on the first channel read and write address information, read and write control signals, and write data. The sending component may also be configured to signal the receiving component such that the receiving component can distinguish between the read and write address information, the read and write control signals, and the write data broadcast on the first channel. The receiving component may be configured to store the write data broadcast on the first channel based on the write address information and the write control signals, retrieve read data based on the read address information and the read control signals, and broadcast the retrieved read data on the second channel.
REFERENCES:
patent: 5161162 (1992-11-01), Watkins et al.
patent: 5303227 (1994-04-01), Herold et al.
patent: 5418785 (1995-05-01), Olshansky et al.
patent: 5450547 (1995-09-01), Nguyen et al.
patent: 5699540 (1997-12-01), Vanka et al.
patent: 5752076 (1998-05-01), Munson
patent: 5812878 (1998-09-01), Christiansen et al.
patent: 5870406 (1999-02-01), Ramesh et al.
patent: 5925118 (1999-07-01), Revilla et al.
patent: 5926831 (1999-07-01), Revilla et al.
patent: 5944805 (1999-08-01), Ricks et al.
patent: 5991841 (1999-11-01), Gafken et al.
patent: 6081860 (2000-06-01), Bridges et al.
patent: 6167475 (2000-12-01), Carr
patent: 6427193 (2002-07-01), Hughes et al.
patent: 6430641 (2002-08-01), Hofmann et al.
patent: 6466825 (2002-10-01), Wang et al.
patent: 6542976 (2003-04-01), Barth et al.
patent: 6594712 (2003-07-01), Pettey et al.
patent: 6629166 (2003-09-01), Grun
patent: 6654836 (2003-11-01), Misra et al.
patent: 6772254 (2004-08-01), Hofmann et al.
patent: 6832117 (2004-12-01), Miyamori
patent: 6842816 (2005-01-01), Primrose
patent: 7035958 (2006-04-01), Augsburg et al.
patent: 7076595 (2006-07-01), Dao et al.
patent: 7136953 (2006-11-01), Bisson et al.
patent: 7191271 (2007-03-01), Andre
patent: 7209998 (2007-04-01), Hofmann et al.
patent: 7782325 (2010-08-01), Gonzalez et al.
patent: 2003/0112805 (2003-06-01), Stanton
patent: 2004/0068603 (2004-04-01), Augsburg et al.
patent: 2005/0172063 (2005-08-01), Hofmann et al.
patent: 2005/0182884 (2005-08-01), Hofmann et al.
patent: 2005/0198416 (2005-09-01), Kim
patent: 2006/0047914 (2006-03-01), Hofmann et al.
patent: 2006/0136615 (2006-06-01), Hofmann et al.
patent: 2007/0088894 (2007-04-01), Hofmann et al.
patent: 2362735 (2001-11-01), None
patent: 63-146148 (1988-06-01), None
patent: 10-289202 (1998-10-01), None
patent: 2001-265711 (2001-09-01), None
patent: 2001-282712 (2001-10-01), None
patent: 2004-252705 (2004-09-01), None
IBM 64-Bit Processor Local Bus—Architecture Specifications, Version 3.5—May 2001—selected pages are attached (pp. 1, 2, 4, 32, 33, 52, 61)—entire specification can be obtained at the following website owned by IBM:http://www-3.ibm.com/chips/techlib/techlib.nsf/%20techdocs/8BA965C773B2E0ED87256AB20082CC9F
InfiniBand Trade Association, InfiniBand Architecture Specification vol. 1, Release 1.0.a, Jun. 19, 2001, pp. 2, 38-46.
International Search Report—PCT/US05/003789, International Search Authority—European Patent Office, Jun. 30, 2005.
International Preliminary Report on Patentability-PCT/US05/003789, IPEA/US-Apr. 17, 2006.
Written Opinion-PCT/US05/003789, International Search Authority-European Patent Offce-Jun. 30, 2005.
European Search Report-EP09177248, Munich-Feb. 3, 2010.
Hofmann Richard Gerard
Schaffer Mark Michael
Kamarchik Peter M.
Misiura Brian T
Pauley Nicholas J.
Qualcomm Incorporated
Rinehart Mark
LandOfFree
Scalable bus structure does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Scalable bus structure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Scalable bus structure will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2747962