Electrical computers and digital processing systems: support – Computer power control – Having power source monitoring
Reexamination Certificate
2011-08-30
2011-08-30
Lee, Thomas (Department: 2116)
Electrical computers and digital processing systems: support
Computer power control
Having power source monitoring
C713S300000, C713S320000, C713S321000, C375S224000, C375S340000
Reexamination Certificate
active
08010824
ABSTRACT:
A system and method for real-time power estimation. A core may be divided into units. Each unit is simulated to achieve a real power consumption characterization. The power consumption is sampled. Statistical analysis is performed that assumes the core has node capacitance switching behavior that is approximated by a stationary random process with a Poisson distribution. The statistical analysis determines the number of samples to take during a sample interval. The operational frequency, sample interval, and number of samples are used to determine the number of signals to sample. Signals are chosen that have a high correlation with the node capacitance switching behavior, such as clock enable signals on the last stage of a clock distribution system. Weights with tuned values are assigned to each sampled signal. Sampling occurs during every predetermined number of clock cycles. The weights of asserted sampled signals are summed in order to determine a repeatable power estimation value.
REFERENCES:
patent: 5712826 (1998-01-01), Wong et al.
patent: 5764089 (1998-06-01), Partovi et al.
patent: 5917355 (1999-06-01), Klass
patent: 6278308 (2001-08-01), Partovi et al.
patent: 6473732 (2002-10-01), Chen
patent: 6597620 (2003-07-01), McMinn
patent: 6611435 (2003-08-01), Kumar
patent: 7301373 (2007-11-01), Bailey et al.
patent: 7409568 (2008-08-01), Tam
patent: 7420378 (2008-09-01), Audet
patent: 7454637 (2008-11-01), Er
patent: 7464276 (2008-12-01), Rusu et al.
patent: 7498694 (2009-03-01), Luo
patent: 2008/0098242 (2008-04-01), Peterson
Fischer, et al; “A 90nm Variable-Frequency Clock System for a Power-Managed Itanium®-Family Processor”; Solid-State Circuits Conference, 2005. Digest of Technical Papers. ISSCC. 2005 IEEE International, Publication Date: Oct. 2010 Feb. 2005, pp. 294-295 & 599. vol. 1, San Francisco, CA, ISSN: 0193-6530, ISBN: 0-7803-8904-2.
Karnik, et al “Scaling trends of Cosmic Rays induced Soft Errors in static latches beyond 0.18 pts” 2001 Symposium on VLSI Circuits of Technical Papers, pp. 61-62.
Goel, et al “Low-Overhead Design of Soft-Error-Tolerant Scan Flip-Flops with Enhanced-Scan Capability” 2006 Asia and South Pacific Conference on Design Automation, Jan. 24-27, 2006 pp. 665-670.
Krishnamohan, et al “A Highly-Efficient Techniques for Reducing Soft Errors in Static CMOS Circuits” pp. 126-131, 2004 IEEE International Conference on Computer Design (ICCD'04), 2004.
Advanced Micro Devices , Inc.
Brown Michael J
Lee Thomas
Meyertons Hood Kivlin Kowert & Goetzel P.C.
Rankin Rory D.
LandOfFree
Sampling chip activity for real time power estimation does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Sampling chip activity for real time power estimation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Sampling chip activity for real time power estimation will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2738060