Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate
2000-02-08
2003-03-04
Decady, Albert (Department: 2784)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
Reexamination Certificate
active
06530060
ABSTRACT:
FIELD OF INVENTION
The present invention relates to the recording and reproduction of binary data in disk storage systems for digital computers, particularly to a sampled amplitude read channel employing a post processor with a boundary error compensator which compensates for error events occurring at the boundaries of split-fields within a data sector recorded on a disk storage medium.
BACKGROUND OF THE INVENTION
Post processors in sampled amplitude read channels for disk storage systems provide a significant increase in the effective signal-to-noise ratio (SNR) and thereby provide a significant increase in the linear density and overall storage capacity of disk drives. Sampled amplitude read channels typically employ a trellis sequence detector, such as a Viterbi sequence detector, for detecting a preliminary sequence from synchronous samples of the read signal. The accuracy of the preliminary sequence depends on the magnitude and character of the noise in the read signal; errors are typically due to a particular noise sequence resulting in a dominant error event associated with the trellis sequence detector. Post processors are employed to detect and correct these dominant error events, for example, by evaluating the signal noise to determine when a dominant error event was likely to have occurred. A remodulator remodulates the preliminary sequence into estimated sample values which are subtracted from the actual read signal sample values to generate a sequence of sample errors representing the noise in the read signal. A number of finite impulse response (FIR) filters process the sample errors in order to compute correlation values indicative of the dominant error events associated with the trellis sequence detector.
It is also known to employ an error detection code (EDC) for detecting when an error event occurred within a predetermined number of symbols in the preliminary sequence, and to correct the most likely error event (determined from the correlation values) that is consistent with the EDC error syndrome. For example, in the above-referenced U.S. Patent entitled “SAMPLED AMPLITUDE READ CHANNEL EMPLOYING A REMOD/DEMOD SEQUENCE DETECTOR GUIDED BY AN ERROR SYNDROME” a parity code EDC is employed to detect and correct certain dominant error events of a trellis sequence detector. A more sophisticated convolution code EDC capable of detecting and correcting additional dominant error events undetectable using a parity code EDC is disclosed in the above-referenced U.S. patent entitled “AN ERROR DETECTION CONVOLUTION CODE AND POST PROCESSOR FOR CORRECTING DOMINANT ERROR EVENTS OF A TRELLIS SEQUENCE DETECTOR IN A SAMPLED AMPLITUDE READ CHANNEL FOR DISK STORAGE SYSTEMS.”
When a data sector recorded on the disk comprises split-fields (e.g., when employing secondary sync marks or embedded servo sectors) a problem manifests in post processors employing an EDC in that error events occurring at the boundaries of the split-fields may be undetectable by the resulting EDC error syndrome. The EDC check symbols and corresponding error syndrome are typically generated only over the user data of a data sector and therefore any part of an error event extending over a split-field boundary will not be included in the EDC error syndrome. This problem arises both when an error event begins at the end of a user data segment and extends into an embedded field (e.g., into a secondary preamble or an embedded servo sector), and when an error event begins at the end of an embedded field and extends into a following user data segment.
There is, therefore, a need for a sampled amplitude read channel for disk storage systems employing a post processor responsive to an EDC and which compensate for error events occurring at the boundaries of split-fields within a data sector. In particular, there is a need to compensate for error events beginning at the end of a user data segment and extending into an embedded field (e.g., into a secondary preamble or an embedded servo sector), as well as error events beginning at the end of an embedded field and extending into a following user data segment.
SUMMARY OF THE INVENTION
The present invention may be regarded as a sampled amplitude read channel for reading a data sector recorded on a disk storage medium by detecting an estimated data sequence from a sequence of read signal sample values generated by sampling an analog read signal emanating from a read head positioned over the disk storage medium, the data sector comprising a user data segment and an embedded field comprising a known data segment. A sampling device samples the analog read signal to generate the read signal sample values and a trellis sequence detector detects a preliminary sequence from the read signal sample values. A post processor detects and corrects errors in the preliminary sequence using a syndrome generator responsive to the preliminary sequence representing the user data segment. The syndrome generator generates an error syndrome according to a predetermined error detection code. A boundary error compensator compensates for a boundary error event spanning the first user data segment and the known data segment. A guided error corrector, responsive to the error syndrome, corrects errors detected in the preliminary sequence.
The present invention may also be regarded as a method of reading a data sector recorded on a disk storage medium by detecting an estimated data sequence from a sequence of read signal sample values generated by sampling an analog read signal emanating from a read head positioned over the disk storage medium, the data sector comprising a user data segment and an embedded field comprising a known data segment. The analog read signal is sampled to generate the read signal sample values, and the read signal sample values are processed to detect a preliminary sequence. An error syndrome according to a predetermined error detection code is generated in response to the preliminary sequence representing the user data segment. A boundary error event spanning the user data segment and the known data segment is compensated. The error syndrome is used to correct errors detected in the preliminary sequence.
REFERENCES:
patent: 5291499 (1994-03-01), Behrens et al.
patent: 5521945 (1996-05-01), Knudson
patent: 5585975 (1996-12-01), Bilss
patent: 5696639 (1997-12-01), Spurbeck et al.
patent: 5771127 (1998-06-01), Reed et al.
patent: 5838738 (1998-11-01), Zook
patent: 5844741 (1998-12-01), Yamakawa et al.
patent: 5844920 (1998-12-01), Zook et al.
patent: 5926490 (1999-07-01), Reed et al.
patent: 5938790 (1999-08-01), Marrow
patent: 5949831 (1999-09-01), Coker et al.
patent: 5961658 (1999-10-01), Reed et al.
patent: 6000054 (1999-12-01), Bahr et al.
patent: 6032284 (2000-02-01), Bliss
Fitzpatrick, A Reduced Complexity EPR4 post-processor, IEEE, 1-1998, p. 135-140.*
Fields et al., A 200Mb/s CMOS EPRML Channel with intergrated servo Demodulator for Magnetic HArd Disks, IEEE, 1997, p. 314-316.*
Roger Wood, “Turbo-PRML: A Compromise EPRML Detector,”IEEE Transactions on Magnetics, vol. 29, No. 6, Nov. 1993.
Hideyuki Yamakawa, “SPERD: Simplified Partial Error Response Detection,”IEEE Inter Mag '95, San Antonio, Texas, Apr. 1995.
Takushi Nishiya, “PERD: Partial Error Response Detection,”IEEE Inter Mag '95, San Antonio, Texas, Apr. 1995.
Takushi Nishiya and Hideyuki Yamakawa, “PERD: Partial Error Response Detection,”IEEE Transactions on Magentics, vol. 31, No. 6, Nov. 1995.
McEwen, Wolf, “Trellis Codes for (1,k) E2PR4ML with Squared Distance 18”,IEEE Transactions on Magentics, vol. 32. No. 5, Sep. 1996..
J. Hagenauer and P. Hoeher, “A Viterbi Algorithm with Soft-Decision Outputs and its Applications”, Conference Proceedings, IEEE Globecom, Dallas, TX, Nov., 1989..
Bahl et al, “Optimal Decoding of Linear Codes for Minimizing Symbol Error Rate”,IEEE Trans. on Information Theory, Mar., 1974.
T. Nishiya et al., “Turbo-EEPRML: An EEPR4 Channel with an Error-Correcting Post-Processor Designed for 16/17 Rate Quasi-MTR Code”,IEEE Globecom, Nov. 8-12, 1998.
Stephen B. Wicker,Error Contro
Vis Marvin L.
Zook Christopher P.
Chase Shelly A
Cirrus Logic Inc.
De'cady Albert
Shifrin Dan
LandOfFree
Sampled amplitude read channel employing a post processor... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Sampled amplitude read channel employing a post processor..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Sampled amplitude read channel employing a post processor... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3013282