Ruthenium silicide processing methods

Details Ruthenium silicide processing methods Ruthenium silicide processing methods

2001-03-15

2002-06-04

Niebling, John F. (Department: 2812)

Semiconductor device manufacturing: process

Coating with electrically or thermally conductive material

To form ohmic contact to semiconductive material

C438S686000

Reexamination Certificate

active

06399492

ABSTRACT:

TECHNICAL FIELD
This invention relates to methods of processing ruthenium silicide.
BACKGROUND OF THE INVENTION
As DRAMs increase in memory cell density, there is a continuing challenge to maintain sufficiently high storage capacitance despite decreasing cell area. Additionally, there is a continuing goal to further decrease cell area. One way of increasing cell capacitance is through cell structure techniques. Such techniques include three-dimensional cell capacitors, such as trenched or stacked capacitors. Yet, as feature size continues to become smaller and smaller, development of improved materials for cell dielectrics, as well as the cell structure, are important.
Highly integrated memory devices are expected to require a very thin dielectric film for the three-dimensional capacitor of cylindrically stacked or trenched structures. To meet this requirement, and beyond, the capacitor dielectric thickness will be below 2.5 nm of SiO
2
equivalent thickness. Chemical vapor deposited (CVD) high k dielectric materials, for example tantalum pentoxide, barium strontium titanate, barium titanate, lead zirconium titanate, strontium bismuth tantalate and others, are considered to be very promising cell dielectric layers for this purpose. The dielectric constants of these materials are typically three times or more greater than that of conventional Si
3
N
4
based capacitor dielectric layers. However, one drawback associated with dielectric layers such as these is undesired leakage current characteristics. Accordingly, although these materials inherently have higher dielectric properties, as-deposited they typically produce unacceptable results due to excessive leakage current.
This is typically overcome by exposing such layers to extreme oxidizing conditions to result in significant densification. Undesirably, however, such has a tendency to form a SiO
2
layer intermediate or between the lower electrode (typically a metal in a metal-insulator-metal capacitor) and an underlying lower electrode connection (typical polysilicon).
One prior art technique of addressing this problem is to form a conductive barrier layer, for example ruthenium silicide, intermediate the lower silicon material and the metal electrode. A preferred technique for forming a ruthenium silicide barrier layer is by CVD. However, the CVD process typically also deposits ruthenium silicide on the edges and backside of the wafer. This excess ruthenium silicide might be dislodged in later processing, and is accordingly desirably removed from the substrate surface at some point after processing the ruthenium silicide on the wafer front side and passing the wafer to further processing steps. Unfortunately, ruthenium silicide is presently a very difficult material to remove from the substrate by chemical etching. Accordingly, it has heretofore been very difficult to remove ruthenium silicide from the backside of semiconductor substrates to effectively suitable low levels to preclude or reduce significant risks of subsequent contamination.
SUMMARY
The invention includes methods of processing ruthenium silicide. In one implementation, a ruthenium silicide processing method sequentially includes forming ruthenium silicide over front and back sides of a semiconductor substrate. The backside ruthenium silicide is exposed to a chlorine and fluorine containing aqueous solution effective to remove at least some ruthenium silicide therefrom. Then, the substrate backside is exposed to an aqueous ruthenium oxide etchant solution. Then, the substrate backside is exposed to an aqueous hydrofluoric acid containing solution.


REFERENCES:
patent: 5750290 (1998-05-01), Yasuzato et al.
patent: 5962716 (1999-10-01), Uhlenbrock et al.
patent: 6063705 (2000-05-01), Vaartstra
patent: 6074945 (2000-06-01), Vaartstra et al.
patent: 6090697 (2000-07-01), Xing et al.
patent: 6114557 (2000-09-01), Uhlenbrock et al.
patent: 6133159 (2000-10-01), Vaartstra et al.
patent: 6153490 (2000-11-01), Xing et al.
patent: 6281125 (2001-08-01), Vaartstra et al.
patent: 6284655 (2001-09-01), Marsh
patent: 6313035 (2001-11-01), Sandhu et al.
patent: 6342446 (2002-01-01), Smith et al.
patent: 2001/0006245 (2001-07-01), Yunogami et al.

Affiliated with

Also associated with

Rating

Ruthenium silicide processing methods does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Ruthenium silicide processing methods, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Ruthenium silicide processing methods will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2893388