Electronic digital logic circuitry – Multifunctional or programmable – Array
Reexamination Certificate
2006-03-13
2009-02-17
Tran, Anh Q (Department: 2819)
Electronic digital logic circuitry
Multifunctional or programmable
Array
C326S038000, C326S041000
Reexamination Certificate
active
07492186
ABSTRACT:
Some embodiments of the invention provide a configurable integrated circuit (IC) that has several configurable circuits for configurably performing different operations. During the operation of the IC, each particular configurable circuit performs a particular operation that is specified by a particular configuration data set for the particular configurable circuit. While the IC operates and a first set of configurable circuits performs a first set of operations, configuration data is loaded from the outside of the IC for configuring a second set of configurable circuits. In some embodiments, the configurable IC includes a configuration network for rapid loading configuration data in the IC from outside of the IC. In some of these embodiments, the configuration network is a pipelined network. Also, the IC of some embodiments includes a configuration controller for retrieving configuration data from outside of the IC, formulating configuration data sets, and routing the configuration data sets to the second set of configurable circuits over the configuration network.
REFERENCES:
patent: 5426378 (1995-06-01), Ong
patent: 5452239 (1995-09-01), Dai et al.
patent: 5521835 (1996-05-01), Trimberger
patent: 5600263 (1997-02-01), Trimberger et al.
patent: 5610829 (1997-03-01), Trimberger
patent: 5629637 (1997-05-01), Trimberger et al.
patent: 5640106 (1997-06-01), Erickson et al.
patent: 5640107 (1997-06-01), Kruse
patent: 5646545 (1997-07-01), Trimberger et al.
patent: 5654650 (1997-08-01), Gissel
patent: 5701441 (1997-12-01), Trimberger
patent: 5737235 (1998-04-01), Kean et al.
patent: 5761483 (1998-06-01), Trimberger
patent: 5825662 (1998-10-01), Trimberger
patent: 5920712 (1999-07-01), Kuijsten
patent: 5944813 (1999-08-01), Trimberger
patent: 6084429 (2000-07-01), Trimberger
patent: 6091263 (2000-07-01), New et al.
patent: 6182247 (2001-01-01), Herrmann et al.
patent: 6255849 (2001-07-01), Mohan
patent: 6292019 (2001-09-01), New et al.
patent: 6389558 (2002-05-01), Herrmann et al.
patent: 6404224 (2002-06-01), Azegami et al.
patent: 6430736 (2002-08-01), Levi et al.
patent: 6460148 (2002-10-01), Veenstra et al.
patent: 6480954 (2002-11-01), Trimberger et al.
patent: 6529040 (2003-03-01), Carberry et al.
patent: 6601227 (2003-07-01), Trimberger
patent: 6614703 (2003-09-01), Pitts et al.
patent: 6668237 (2003-12-01), Guccione et al.
patent: 6681353 (2004-01-01), Barrow
patent: 6704889 (2004-03-01), Veenstra et al.
patent: 6802026 (2004-10-01), Patterson et al.
patent: 6810442 (2004-10-01), Lin et al.
patent: 6829756 (2004-12-01), Trimberger
patent: 6889368 (2005-05-01), Mark et al.
patent: 6894527 (2005-05-01), Donlin et al.
patent: 7010667 (2006-03-01), Vorbach et al.
patent: 7064577 (2006-06-01), Lee
patent: 7085858 (2006-08-01), Fox et al.
patent: 7112992 (2006-09-01), Guzman et al.
patent: 7138827 (2006-11-01), Trimberger
patent: 7212448 (2007-05-01), Trimberger
patent: 7231339 (2007-06-01), Nemecek et al.
patent: 7233169 (2007-06-01), Vadi
patent: 7375550 (2008-05-01), Redgrave et al.
patent: 2002/0010853 (2002-01-01), Trimberger et al.
patent: 2002/0089349 (2002-07-01), Barbier et al.
patent: 2003/0100133 (2003-05-01), Edison
patent: 2006/0251416 (2006-11-01), Letner, et al.
patent: 2007/0143577 (2007-06-01), Smith
patent: PCT/US08/61072 (2008-04-01), None
patent: PCT/US08/61074 (2008-04-01), None
Claims of Related Cases as of Dec. 22, 2007 Claims of Related Cases with USPTO U.S. Appl. No. 11/375,562, U.S. Appl. No. 11/375,362, U.S. Appl. No. 11/375,363, U.S. Appl. No. 11/375,370, U.S. Appl. No. 11/375,369 and U.S. Appl. No. 11/375,561. These cases (1) were listed as related cases in the Notice of Related Cases dated Sep. 16, 2006 and (2) have the same specification and drawings as the present application.
Non-Final Office Action for U.S. Appl. No. 11/375,362 Jul. 18, 2007 (mailing date) Redgrave, et al. Non-Final Office Action of Related Application.
Non-Final Office Action for U.S. Appl. 11/375,363 Jul. 26, 2007 (mailing date) Redgrave, et al. Non-Final Office Action of Related Application.
Non-Final Office Action for U.S. Appl. No. 11/375,369 Aug. 21, 2007 (mailing date) Redgrave, et al. Non-Final Office Action of Related Application.
Altera Corp., “Section V. In-System Design Debugging,”Quartus II Handbook, May 2007, pp. 1-150.
Amerson, R., et al., “Teramac—Configurable Custom Computing,” 1995 Month N/A, pp. 32-38, Palo Alto, CA, USA.
Arnold, J., “The Splash 2 Software Environment,”IDA Supercomputing Research Center, 1993 Month N/A, pp. 88-93, Bowie, MD, USA.
Arnold, J., et al, “Splash 2,”Supercomputing Research Center, 1992 Month N/A, pp. 316-322, Bowie, MD, USA.
Butts, M., “Future Directions of Dynamically Reprogrammable Systems,”IEEE 1995 Custom Integrated Circuits Conference, 1995 Month N/A, pp. 487-494, Portland, Oregon, USA.
Comptom, K., et al., “Reconfigurable Computing: A Survey of Systems and Software,”ACM Computing Surveys, Jun. 2002, pp. 171-210, vol. 34., No. 2, New York, New York.
Graham, P., “Logical Hardware Debuggers For FPGA-Based Systems,”A Dissertation Submitted to the Faculty of Brigham Young University in Partial Fulfillment of the Requirements for the Degree of Doctor of Philosophy in Brigham Young University, 2001 Month N/A, pp. 1-266.
Hanono, S., “InnerView Hardware Debugger: A Logic Analysis Tool for the Virtual Wires Emulation System”,Submitted to the Department of Electrical Engineering and Computer science in Partial Fulfillment of the Requirements for the Degree of Master of Science at the Massachusetts Institute of Technology, Feb. 1995, pp. 1-59.
Hutchings, B., “Unifying Simulation and Execution in a Design Environment for FPGA Systems,”IEEE Transactions on Very Large Scale Integration(VLSI)Systems, Feb. 2001, pp. 201-205, vol. 9, No. 1, IEEE.
Hutchings, B., et al., “A CAD Suite for High-Performance FPGA Design,”Defense Advanced Research Projects Agency, NPL Date Unknown, pp. 1-16, Provo, UT, USA.
Hutchings, B., et al., “Designing and Debugging Custom Computing Applications,”IEEE Design&Test of Computers, Jan. 2000, pp. 20-28.
Trimberger, S., “Effects of FPGA Architecture on FPGA Routing,”32ndACM/IEEE Design Automation Conference, Jun. 1995, ACM.
Vuillemin, J., et al., “Programmable Active Memories: Reconfigurable Systems Come of Age,” 1994 Month N/A, pp. 1-15.
Xilinx, Inc., “ChipScope ProSoftware and Cores User Guide,” Jan. 10, 2007, pp. 1-206, Xilinx Inc.
Xilinx, Inc., “Virtex-5 FPGA,” Configuration User Guide, Feb. 2007, pp. 1-154, Xilinx, Inc.
U.S. Appl. No. 11/375,562, filed Mar. 13, 2006, Redgrave, Jason, et al., Commonly Owned Application (TBUL.P0055) with similar specification and drawings.
U.S. Appl. No. 12/050,897, filed Mar. 18, 2008, Redgrave, Jason, et al., Commonly Owned Application (TBUL.P0056C) with similar specification and drawings.
U.S. Appl. No. 11/375,363, filed Mar. 13, 2006, Redgrave, Jason, et al., Commonly Owned Application (TBUL.P0057) with similar specification and drawings.
U.S. Appl. No. 11/375,370, filed Mar. 13, 2006, Redgrave, Jason, et al., Commonly Owned Application (TBUL.P0058) with similar specification and drawings.
U.S. Appl. No. 11/375,369, filed Mar. 13, 2006, Redgrave, Jason, et al., Commonly Owned Application (TBUL.P0059) with similar specification and drawings.
U.S. Appl. No. 12/106,257, filed Apr. 18, 2008, Hutchings, Brad, et al., Commonly Owned Application (TBUL.P0060C) which is a continuation application of the present application.
U.S. Appl. No. 11/375,561, filed Mar. 13, 2006, Hutchings, Brad, et al., Commonly Owned Application (TBUL.P0074) with similar specification and drawings.
U.S. Appl. No. 11/769,680, filed Jun. 27, 2007, Hutchings, Brad, et al., Commonly Owned Application (TBUL.P0082) with similar specification and drawings.
U.S. Appl. No. 11/769,683, filed Jun. 27, 2007, Hutchings, Brad, et al., Commonly Owned Application (TBUL.P0083) with similar specification and dra
Hutchings Brad
Khubchandani Teju
Redgrave Jason
Schmit Herman
Teig Steven
Adeli & Tollen LLP
Tabula Inc.
Tran Anh Q
LandOfFree
Runtime loading of configuration data in a configurable IC does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Runtime loading of configuration data in a configurable IC, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Runtime loading of configuration data in a configurable IC will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4085953